XRT73LC00A_08 Datasheet, PDF (13/63 Pages) Exar Corporation – E3/DS3/STS-1 LINE INTERFACE UNIT

XRT73LC00A
E3/DS3/STS-1 LINE INTERFACE UNIT
PIN DESCRIPTION
REV. 1.0.1
PIN #
30
31
32
33
34
SYMBOL
LCV/(RCLK2)
RCLK1
RNEG
RPOS
ICT
TYPE
O
O
O
O
I
DESCRIPTION
Line Code Violation Indicator/Receive Clock Output pin 2:
The function of this pin depends upon whether the XRT73LC00A is operating in
the HOST Mode, the Hardware Mode or User selection.
HOST Mode - Line Code Violation Indicator Output:
If the XRT73LC00A is configured to operate in the HOST Mode, then this pin
functions as the LCV output pin by default. However, by using the on-chip Com-
mand Registers, this pin can be configured to function as the second Receive
Clock signal output pin RCLK2.
Hardware Mode - Receive Clock Output pin 2:
This output pin is the Recovered Clock signal from the incoming line signal. The
receive section of the XRT73LC00A outputs data via the RPOS and RNEG out-
put pins on the rising edge of this clock signal.
NOTE:
If the XRT73LC00A is operating in the HOST Mode and this pin is
configured to function as the additional Receive Clock signal output pin,
then the XRT73LC00A can be configured to update the data on the
RPOS and RNEG output pins on the falling edge of this clock signal.
Receive Clock Output pin 1:
This output pin is the Recovered Clock signal from the incoming line signal. The
receive section of the XRT73LC00A outputs data via the RPOS and RNEG out-
put pins on the rising edge of this clock signal.
NOTE: If the XRT73LC00A is operating in the HOST Mode, the device can be
configured to update the data on the RPOS and RNEG output pins on
the falling edge of this clock signal.
Receive Negative Pulse Output:
This output pin pulses “High” whenever the XRT73LC00A has received a Nega-
tive Polarity pulse in the incoming line signal at the RTIP/RRING inputs.
NOTES:
1. If the B3ZS/HDB3 Decoder is enabled, the zero suppression patterns in
the incoming line signal (such as: "00V", "000V", "B0V", "B00V") are not
reflected at this output.
2. This output pin is inactive if the XRT73LC00A has been configured to
operate in the Single-Rail Mode.
Receive Positive Pulse Output:
This output pin pulses “High” whenever the XRT73LC00A has received a Posi-
tive Polarity pulse in the incoming line signal at the RTIP/RRING inputs.
NOTE: If the B3ZS/HDB3 Decoder is enabled, the zero suppression patterns in
the incoming line signal (such as: "00V", "000V", "B0V", "B00V") are not
reflected at this output.
In-Circuit Test Input:
Setting this input pin “Low” causes all digital and analog outputs to go into a
high-impedance state in order to permit in-circuit testing. Set this pin “High” for
normal operation.
NOTE: This pin is internally pulled “High”.
8