LM3S610 Datasheet, PDF (87/409 Pages) List of Unclassifed Manufacturers – Microcontroller

LM3S610 Data Sheet
Bit/Field
19:17
Name
PWMDIV
16:14
13
reserved
PWRDN
12
OEN
11
BYPASS
Type
R/W
RO
R/W
R/W
R/W
Reset
0x7
0
1
1
1
Description
PWM Unit Clock Divisor
This field specifies the binary divisor used to predivide the
system clock down for use as the timing reference for the
PWM module. This clock is only power 2 divide and rising
edge is synchronous without phase shift from the system
clock.
Value
Divisor
000
/2
001
/4
010
/8
011
/16
100
/32
101
/64
110
/64
111
/64 (default)
Reserved bits return an indeterminate value, and should
never be changed.
PLL Power Down
This bit connects to the PLL PWRDN input. The reset value
of 1 powers down the PLL. See Table 6-4 on page 89 for
PLL mode control.
PLL Output Enable
This bit specifies whether the PLL output driver is enabled.
If cleared, the driver transmits the PLL clock to the output.
Otherwise, the PLL clock does not oscillate outside the PLL
module.
Note: Both PWRDN and OEN must be cleared to run the
PLL.
PLL Bypass
Chooses whether the system clock is derived from the PLL
output or the OSC source. If set, the clock that drives the
system is the OSC source. Otherwise, the clock that drives
the system is the PLL output clock divided by the system
divider.
Note:
The ADC module must be clocked from the PLL or
directly from a 14-MHz to an 18-MHz clock source
in order to operate properly.
April 27, 2007
87
Preliminary