NS9210B-0-I75 Datasheet, PDF (56/68 Pages) List of Unclassifed Manufacturers – Figure 1 shows the NS7520 modules. Dashed lines indicate shared pins

FP DRAM timing
FP DRAM burst write
Fast Page burst write
T1
TW
T2
TW
T2
TW
T2
TW
T2 Note-1 T1
BCLK
TA* (Note-4)
30
30
TEA*/LAST (Note-4)
36
BE[3:0]* ^Note-2
6
Non-muxed address
35
Muxed address
9
writeD[31:0]
29
WE*
27
RAS[4:0]*
43
CAS[3:0]* ^Note-3
37
PortC3/AMUX
12
RW*
43
43
31
31
36
13
29
27
37
Notes:
1 If the next transfer is DMA, null periods between memory transfers can occur. Thirteen clock
pulses are required for DMA context switching.
2 Port size determines which byte enable signals are active:
– 8-bit port = BE3*
– 16-bit port = BE[3:2]
– 32-bit port = BE[3:0]
3 Port size determines which CAS signals are active:
– 8-bit port = CAS3*
– 16-bit port = CAS[3:2]
– 32-bit port = CAS[3:0]
4 The TA* and TEA*/LAST signals are for reference only.
5 The BCYC field should never be set to 00.
52
NS9360 Datasheet 03/2006