NS9210B-0-I75 Datasheet, PDF (43/68 Pages) List of Unclassifed Manufacturers – Figure 1 shows the NS7520 modules. Dashed lines indicate shared pins

SRAM timing
SRAM WE burst write
WE* controlled, four word (3-2-2-2), burst write (wait = 2, BCYC = 01)
T1 TW T2 TW T2 TW T2 TW T2 Note-1
T1
BCLK
TA* (Note-4)
30 30
TEA*/LAST (Note-4)
6
A[27:0]
36
BE[3:0]* ^Note-2
27
CS[4:0]*
9
write D[31:0]
Async WE*
29
29
CS0WE*
19
19
12
RW*
31 31
36
27
13
Notes:
1 At least one null period occurs between memory transfers. More null periods can occur if the
next transfer is DMA. Thirteen clock pulses are required for DMA context switching.
2 Port size determines which byte enable signals are active:
– 8-bit port = BE3*
– 16-bit port = BE[3:0]
– 32-bit port = BE[3:0]
3 The TW cycles are present when the WAIT field is set to 2 or more.
4 The TA* and TEA*/LAST signals are for reference only.
www.digi.com
39