ES1371 Datasheet, PDF (16/37 Pages) List of Unclassifed Manufacturers – ENSONIQ AudioPCI 97 digital controller

ENSONIQ Proprietary Information
7
R/W BREQ
This bit controls access to the internal memory. It is for test
purposes only. If this bit is ever set high it will prevent the CCB,
Serial, UART and HOSTIF modules from accessing the memory.
0 - Memory bus request disabled (power on state)
1 - Memory bus request enabled ( disables memory access )
6
R/W DAC1_EN
This bit enables the DAC1 playback channel (CODEC FM DAC).
To restart a channel that had stopped, this bit must be reset low and
then set high.
0 - DAC1 playback channel disabled
1 - DAC1 playback channel enabled
5
R/W DAC2_EN
This bit enables the DAC2 playback channel (CODEC DAC).
To restart a channel that had stopped, this bit must be reset low and
then set high.
0 - DAC2 playback channel disabled
1 - DAC2 playback channel enabled
4
R/W ADC_EN
This bit enables the ADC playback channel (CODEC ADC).
To restart a channel that had stopped, this bit must be reset low and
then set high.
0 - ADC record channel disabled
1 - ADC record channel enabled
3
R/W UART_EN
This bit enables UART module operation.
0 - UART disabled
1 - UART enabled
2
R/W JYSTK_EN
This bit enables Joystick module operation.
0 - Joystick disabled
1 - Joystick enabled
1
R/W XTALCKDIS
Xtal Clock Disable. This bit when set high will shut down the
crystal clock input to all internal modules.
0 - Xtal Clock enabled.
1 - Xtal Clock Disabled.
0
R/W PCICLKDIS
PCI Clock Disable. This bit when set high will shut down the PCI
clock input to all internal modules except the PCI module and the
Interrupt/Chip Select module.
0 - PCI Clock Enabled
1 - PCI Clock Disabled
ENSONIQ Proprietary Information
ENSONIQ AudioPCI 97 Specification Rev 1.1 Oct 1, 1997
16