English
Language : 

LM3S8938 Datasheet, PDF (15/550 Pages) List of Unclassifed Manufacturers – Microcontroller
LM3S8938 Microcontroller
Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC ......................................... 195
Timers ........................................................................................................................................... 196
Register 1: GPTM Configuration (GPTMCFG), offset 0x000 .............................................................. 208
Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004 ............................................................ 209
Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008 ............................................................ 210
Register 4: GPTM Control (GPTMCTL), offset 0x00C ........................................................................ 211
Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018 .............................................................. 213
Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C ..................................................... 215
Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ................................................ 216
Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024 .............................................................. 217
Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 ................................................. 219
Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C ................................................ 220
Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 ................................................... 221
Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 .................................................. 222
Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038 ........................................................ 223
Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C ....................................................... 224
Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 ........................................... 225
Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 ........................................... 226
Register 17: GPTM TimerA (GPTMTAR), offset 0x048 ........................................................................ 227
Register 18: GPTM TimerB (GPTMTBR), offset 0x04C ....................................................................... 228
Watchdog Timer ........................................................................................................................... 229
Register 1: Watchdog Load (WDTLOAD), offset 0x000 ...................................................................... 232
Register 2: Watchdog Value (WDTVALUE), offset 0x004 ................................................................... 233
Register 3: Watchdog Control (WDTCTL), offset 0x008 ..................................................................... 234
Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C .......................................................... 235
Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 .................................................. 236
Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ............................................. 237
Register 7: Watchdog Test (WDTTEST), offset 0x418 ....................................................................... 238
Register 8: Watchdog Lock (WDTLOCK), offset 0xC00 ..................................................................... 239
Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ................................. 240
Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ................................. 241
Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ................................. 242
Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................ 243
Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ................................. 244
Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ................................. 245
Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ................................. 246
Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ................................. 247
Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 .................................... 248
Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 .................................... 249
Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 .................................... 250
Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC .................................. 251
ADC ............................................................................................................................................... 252
Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000 ............................................. 259
Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004 ........................................................... 260
Register 3: ADC Interrupt Mask (ADCIM), offset 0x008 ..................................................................... 261
Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C .................................................. 262
Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010 ............................................................ 263
Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014 ................................................. 264
June 14, 2007
15
Luminary Micro Confidential-Advance Product Information