English
Language : 

M12S128168A_08 Datasheet, PDF (35/45 Pages) Elite Semiconductor Memory Technology Inc. – 2M x 16 Bit x 4 Banks Synchronous DRAM
ESMT
Read & Write Cycle at Different Bank @ Burst Length = 4
M12S128168A
*Note : 1. tCDL should be met to complete write.
Elite Semiconductor Memory Technology Inc.
Publication Date: Apr. 2008
Revision: 1.1
35/45