CS4265_07 Datasheet, PDF (22/56 Pages) Cirrus Logic – 104 dB, 24-Bit, 192 kHz Stereo Audio CODEC

SWITCHING CHARACTERISTICS - I²C CONTROL PORT
Inputs: Logic 0 = DGND = AGND = 0 V, Logic 1 = VLC, C_L = 30 pF.
Parameter
Symbol
Min
SCL Clock Frequency
f_scl
-
RESET Rising Edge to Start
t_irs
500
Bus Free Time Between Transmissions
t_buf
4.7
Start Condition Hold Time (prior to first clock pulse)
t_hdst
4.0
Clock Low time
t_low
4.7
Clock High Time
t_high
4.0
Setup Time for Repeated Start Condition
t_sust
4.7
SDA Hold Time from SCL Falling
(Note 24)
t_hdd
0
SDA Setup time to SCL Rising
t_sud
250
Rise Time of SCL and SDA
(Note 25) t_rc, t_rd
-
Fall Time SCL and SDA
(Note 25) t_fc, t_fd
-
Setup Time for Stop Condition
t_susp
4.7
Acknowledge Delay from SCL Falling
t_ack
300
24. Data must be held for sufficient time to bridge the transition time, t_fc, of SCL.
25. Guaranteed by design.
CS4265
Max
100
-
-
-
-
-
-
-
-
1
300
-
1000
Unit
kHz
ns
µs
µs
µs
µs
µs
µs
ns
µs
ns
µs
ns
RST
t _irs
Stop
Start
SDA
t _buf
t _hdst
t _high
Repeated
S ta rt
t _rd
t _hdst
Stop
t _fd
t _fc
t _susp
SCL
t
low
t
hdd
t _sud t _ack
t _sust
t _rc
Figure 8. Control Port Timing - I²C Format
22
DS657F2