TMD2725 Datasheet, PDF (19/50 Pages) ams AG – The device features advanced proximity measurement

TMD2725 − Register Description
Figure 22:
ATIME Register
ATIME Register (Address 0x81)
Addr: 0x81
Bit Bit Name
7:0
ATIME
ATIME
Default Access
Bit Description
ALS value that specifies the integration time in 2.81ms
intervals. 0x00 indicates 2.8ms. The maximum ALS value
depends on the integration time. For every 2.81ms, the
maximum value increases by 1024. This means that to
be able to reach ALS full scale, the integration time has
to be at least 64*2.8ms.
0x00
Value
Integration Integration Maximum
Cycles
Time
ALS Value
RW
0x00
1
2.8ms
1023
0x01
2
…
…
0x3F
64
5.6ms
…
180ms
2047
…
65535
…
…
…
…
0xFF
256
719ms
65535
Figure 23:
PTIME Register
The ATIME register controls the integration time of the ALS
ADCs. The timer is implemented with a down counter with 0x00
as the terminal count. The timer is clocked at a 2.8ms nominal
rate. Loading 0x00 will generate a 2.8ms integration time,
loading 0x01 will generate a 5.6ms integration time, and so
forth. The RC oscillator runs at 8MHz nominal rate. This gets
divided by 11 to generate the integration clock of 727kHz. One
count in ATIME (nominal 2.8ms) are 2.81ms. This is 2048
integration clock cycles: 125ns*11*8*256=2.81ms.
PTIME Register (Address 0x82)
Addr: 0x82
Bit Bit Name
7:0
PTIME
Default
0x1F
PTIME
Access
Bit Description
RW
This register defines the duration of 1 Prox Sample,
which is (PTIME + 1)*88μs.
ams Datasheet
[v1-11] 2016-Sep-20
Page 19
Document Feedback