English
Language : 

AK4613 Datasheet, PDF (45/69 Pages) Asahi Kasei Microsystems – 4/12-Channel Audio CODEC
[AK4613]
■ Soft Mute Operation
Soft mute operation is performed in the digital domain. When the SMUTE bit becomes “1”, the output signal is attenuated
to -∞ in the cycle set by ATS bits (Table 18) from the current ATT level. When the SMUTE bit is returned to “0”, the
mute is cancelled and the output attenuation gradually changes to the ATT level in the cycle set by ATS bits. If the soft
mute is cancelled before attenuating to -∞ after starting the operation, attenuation is discontinued and it is returned to ATT
level by the same cycle. Soft mute is effective for changing the signal source without stopping the signal transmission.
SMUTE bit
ATT Level
(1)
Attenuation
(2)
(4)
-∞
GD
GD
(3)
AOUT
DZF1,2
(5)
8192/fs
Notes:
(1) The time for input data attenuation to -∞ (Table 18). For example, in Normal Speed Mode, this time is 4096LRCK
cycles (4096/fs) at ATT_DATA=00H. ATT transition of the soft-mute is from 00H to FFH
(2) The time for input data recovery to ATT level (Table 18). For example, in Normal Speed Mode, this time is
4096LRCK cycles (4096/fs) at ATT-DATA=FFH. ATT transition of soft-mute is from FFH to 00H.
(3) The analog output corresponding to the digital input has group delay, GD.
(4) If the soft mute is cancelled before attenuating to -∞, the attenuation is discontinued and returned to ATT level by
the same cycle.
(5) When the input data at all the channels of the group are continuously zeros for 8192 LRCK cycles, DZF1, 2 pins of
each channel goes to “H”. DZF1/2 pins immediately returns to “L” if the input data of either channel of the group
are not zero after going “H”.
Figure 43. Soft mute and zero detection
■ System Reset
The AK4613 should be reset once by bringing the PDN pin = “L” upon power-up. The AK4613 is powered up and the
internal timing starts clocking by LRCK “↑” after exiting the power down state of reference voltage (such as VCOM) by
MCLK. The AK4613 is in power-down mode until MCLK and LRCK are input.
MS1052-E-02
- 45 -
2010/03