|
AK5730 Datasheet, PDF (12/50 Pages) Asahi Kasei Microsystems – 4-Channel Differential Audio ADC for Line & Mic Inputs | |||
|
◁ |
[AK5730]
Parameter
Symbol min
typ
max
Unit
Audio Interface Timing (Slave mode)
Stereo mode (TDM1/0 bit = â00â)
BICK Period
tBCK
320
ns
BICK Pulse Width Low
tBCKL 128
ns
Pulse Width High
LRCK Edge to BICK âââ
(Note 18)
BICK âââ to LRCK Edge
(Note 18)
LRCK Edge to SDTO(MSB)(Except I2S mode)
BICK âââ to SDTO
tBCKH 128
tLRB
20
tBLR
20
tLRS
tBSD
ns
ns
ns
20
ns
20
ns
TDM256 mode (TDM1/0 bit = â01â)
BICK Period
tBCK
80
ns
BICK Pulse Width Low
tBCKL
32
ns
Pulse Width High
tBCKH 32
ns
LRCK Edge to BICK âââ
(Note 18)
tLRB
20
ns
BICK âââ to LRCK Edge
(Note 18)
tBLR
20
ns
SDTO Setup time BICK âââ
tBSS
12
ns
SDTO Hold time BICK âââ
tBSH
10
ns
TDMI Hold Time
tSDH
20
ns
TDMI Setup Time
tSDS
20
ns
TDM512 mode (TDM1/0 bit = â10â)
BICK Period
tBCK
40
ns
BICK Pulse Width Low
tBCKL
16
ns
Pulse Width High
tBCKH 16
ns
LRCK Edge to BICK âââ
(Note 18)
tLRB
10
ns
BICK âââ to LRCK Edge
(Note 18)
tBLR
10
ns
SDTO Setup time BICK âââ
tBSS
6
ns
SDTO Hold time BICK âââ
tBSH
5
ns
TDMI Hold Time
tSDH
10
ns
TDMI Setup Time
tSDS
10
ns
Audio Interface Timing (Master mode)
Stereo mode (TDM1/0 bit = â00â)
BICK Frequency
fBCK
-
64fs
-
Hz
BICK Duty
BICK âââ to LRCK
BICK âââ to SDTO
dBCK
-
50
-
%
tMBLR â20
-
20
ns
tBSD
â20
-
20
ns
TDM256 mode (TDM1/0 bit = â01â)
BICK Frequency
fBCK
-
256fs
-
Hz
BICK Duty
BICK âââ to LRCK
SDTO Setup time BICK âââ
dBCK
-
50
-
%
tMBLR -20
20
ns
tBSS
12
-
20
ns
SDTO Hold time BICK âââ
tBSH
10
-
-
ns
TDMI Hold Time
tSDH
20
-
-
ns
TDMI Setup Time
tSDS
20
-
-
ns
TDM512 mode (TDM1/0 bit = â10â)
BICK Frequency
BICK Duty
BICK âââ to LRCK
SDTO Setup time BICK âââ
SDTO Hold time BICK âââ
TDMI Hold Time
TDMI Setup Time
fBCK
-
dBCK
-
tMBLR -10
512fs
50
-
-
10
tBSS
6
tBSH
5
tSDH
10
tSDS
10
-
-
-
-
-
-
-
Hz
%
ns
ns
ns
ns
Note 18. BICK rising edge must not occur at the same time as LRCK edge.
Rev 0.8
- 12 -
2013/06
|
▷ |