Z86017 Datasheet, PDF (34/138 Pages) Zilog, Inc. – PCMCIA Interface Solution

Z86017/Z16017 PCMCIA Interface Solution
Product Specification
20
can respond to an I/O cycle at the address on the address bus.
ATA/IDE Mode: This signal is Data request (DREQ), defined in ATA.
It is issued during DMA data transfers on the data bus.
• PC_BVD1/STSCHG/PDIAG (I/O, 8 mA)
PCMCIA Memory Mode: Battery Voltage Detect 1, output.
PCMCIA I/O Mode: Status Changed. This signal is used to indicate
the change of status in the Pin Replacement Register (I/O Mode) or
state of the BVD1 input when in Memory Mode.
ATA/IDE Mode: Passed diagnostics.
• PC_BVD2/SPKR/DASP/DREQ (I/O, Tri-State, 10 mA)
PCMCIA Memory Mode: Battery Voltage Detect 2, output.
PCMCIA I/O Mode: SPKR, inverted AUDIO_EXTP signal, output;
PCMCIA ATA Mode: ATA Data Request is the input pin for this
signal, when DMA Enable bit is set in Window Start/Range Address
registers.
ATA/IDE Mode: Drive active/Slave present DASP.
• ATA_DATA<15:10> (I/O, Tri-State, 8 mA)
ATA/IDE Mode: Host Data Bus, bits: 15,14,13,12,11,10.
PS012002-1201
PCMCIA Interface Overview