English
Language : 

MT90503 Datasheet, PDF (1/233 Pages) Zarlink Semiconductor Inc – 2048VC AAL1 SAR
MT90503
2048VC AAL1 SAR
Data Sheet
Features
• AAL1 Segmentation and Reassembly device
capable of simultaneously processing up to 2048
bidirectional VCs
• AAL1 cell format for "Structured DS1/E1 N x
64kbps Service" as per ATM Forum AF-VTOA-
0078.000 "Circuit Emulation Services
Interoperability Specifications" (Nx64 Basic
Service, DS1 Nx64 Service with CAS, and E1
Nx64 Service with CAS)
• Two UTOPIA ports (Level 2, 16-bit, 50 MHz) with
loopback function for dual fibre ring applications
• Third UTOPIA port for connection to an external
AAL5 SAR processor, or for chaining multiple
MT90503 or other SAR or IMA devices
• Flexible aggregation capabilities (Nx64) to allow
any combination of 64 Kbps
• TDM bus provides 32 bidirectional serial TDM
streams at 2.048, 4.096, or 8.192 Mbps for up to
4096 TDM 64 Kbps channels
• Compatible with H.100 and H.110 interfaces
December 2004
Ordering Information
MT90503AG 503 Pin PBGA
For temperature range, see page 207.
• TDM to ATM transmission latency less than 250
µs
• Support for clock recovery - Adaptive Clock
Recovery, Synchronous Residual Time Stamp
(SRTS) or external
• Support master and slave TDM bus clock
operation
• 8- or 16-bit microprocessor port, configurable to
Motorola or Intel timing
• Master clock rate up to 80 MHz
• Single power supply device (3.3V)
• IEEE 1149 (JTAG) interface
Control Memory
(external SSRAM)
Address bus and 8- or
16-bit Data bus
H.100/
H.110
TDM Bus
4096 x
64kbps
TDM
Module
Clock
Recovery
Submodule
Control Memory
Controller
CPU Module
TX_SAR
Module
Registers
RX_SAR
Module
UTOPIA
Module
Port
A
Port
B
Data Memory
Port
Controller
C
Boundary
Scan Logic
RXA Port
TXA Port
RXB Port
TXB Port
RXC Port
TXC Port
Clock Signals
Data Memory
(external SSRAM)
JTAG
Interface
Figure 1 - Functionl Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.