XC1800 Datasheet, PDF (7/16 Pages) Xilinx, Inc – XC1800 Series of In-System

R
XC1800 Series of In-System Programmable Configuration PROMs
The USERCODE instruction gives access to a 32-bit user
programmable scratch pad typically used to supply infor-
mation about the devices’s programmed contents. By using
the USERCODE instruction, a user-programmable identifi-
cation code can be shifted our for examination. This code is
loaded into the USERCODE register during programming
of the XC1800 device. If the device is blank or was not
loaded during programming, the USERCODE register will
contain FFFFFFFFh.
XC1800 TAP Characteristics
The XC1800 family performs both in-system programming
and IEEE 1149.1 boundary-scan (JTAG) testing via a single
4-wire Test Access Port (TAP). This simplifies system
designs and allows standard Automatic Test Equipment to
perform both functions. The AC characteristics of the
XC1800 TAP are described as follows.
TAP Timing
Figure 4 shows the timing relationships of the TAP signals.
These TAP timing characteristics are identical for both
boundary-scan and ISP operations.
TCK
TMS
TDI
TDO
TCKMIN
TMSS ^TMSH
TDIS TDIH
TDOZX
TDOV
TDOXZ
Figure 4: Test Access Port Timing
TAP AC Parameters
Table 5 shows the timing parameters for the TAP wave-
forms shown in Figure 4
Table 5: Test Access Port Timing Parameters (ns)
Symbol
TCKMIN
TMSS
TMSH
TDIS
TDIH
TDOZX
TDOXZ
TDOV
Parameter
TCK Minimum Clock Period
TMS Setup Time
TMS Hold Time
TDI Setup Time
TDI Hold Time
TDO Float to Valid Delay
TDI Valid to Float Delay
TDO Valid Delay
Min Max
100
10
10
15
25
35
35
35
September 17, 1999 (Version 1.3)
7