W9425G6JH_13 Datasheet, PDF (27/52 Pages) Winbond – 4 M x 4 BANKS x 16 BITS DDR SDRAM

W9425G6JH
10.7 AC Test Conditions
PARAMETER
Input High Voltage (AC)
Input Low Voltage (AC)
Input Reference Voltage
Termination Voltage
Differential Clock Input Reference Voltage
Input Difference Voltage. CLK and CLK Inputs (AC)
Output Timing Measurement Reference Voltage
SYMBOL
VIH
VIL
VREF
VTT
VR
VID (AC)
VOTR
VALUE
VREF + 0.31
VREF - 0.31
0.5 x VDDQ
0.5 x VDDQ
Vx (AC)
1.5
0.5 x VDDQ
UNIT
V
V
V
V
V
V
V
V SWING (MAX)
VDDQ
VSS
T
VIH m i n (AC)
VREF
VIL max (AC)
T ^Output
Output
V(out)
VTT
50 Ω
30pF
SLE W = (VIH min (AC) - VILmax (AC)) / T
Timing Reference Load
Notes:
(1) Conditions outside the limits listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
(2) All voltages are referenced to VSS, VSSQ.
(3) Peak to peak AC noise on VREF may not exceed ±2% VREF(DC).
(4) VOH = 1.95V, VOL = 0.35V
(5) VOH = 1.9V, VOL = 0.4V
(6) The values of IOH(DC) is based on VDDQ = 2.3V and VTT = 1.19V.
The values of IOL(DC) is based on VDDQ = 2.3V and VTT = 1.11V.
(7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values
of tCK and tRC.
(8) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors is expected to be set
equal to VREF and must track variations in the DC level of VREF.
(9) These parameters depend on the output loading. Specified values are obtained with the output open.
(10) Transition times are measured between VIH min(AC) and VIL max(AC).Transition (rise and fall) of input signals have a fixed
slope.
(11) IF the result of nominal calculation with regard to tCK contains more than one decimal place, the result is rounded up to
the nearest decimal place.
(i.e., tDQSS = 1.25  tCK, tCK = 5 nS, 1.25  5 nS = 6.25 nS is rounded up to 6.2 nS.)
- 27 -
Publication Release Date: Aug. 27, 2013
Revision A03