English
Language : 

TMDS261B Datasheet, PDF (9/48 Pages) Texas Instruments – TWO-PORT HDMI SWITCH
www.ti.com
TMDS261B
SLLS987A – SEPTEMBER 2009 – REVISED JULY 2011
DISSIPATION RATINGS
PACKAGE
PCB JEDEC STANDARD
64-pin TQFP (PAG)
Low-K
High-K
TA ≤ 25°C
1066 mW
1481 mW
DERATING FACTOR(1)
ABOVE TA = 25°C
10.66 mW/°C
14.8 mW/°C
(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
TA = 70°C
POWER RATING
586 mW
814 mW
THERMAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP
RθJB
RθJC
PD(1)
Junction-to-board thermal resistance
Junction-to-case thermal resistance
Device power dissipation in normal
mode
LP = HIGH, TMDS: VID(pp) = 1200 mV, 3 Gbps
TMDS data pattern; HPD_SINK = HIGH, S1/S2 =
LOW/HIGH, HIGH/HIGH
37.13
15.3
560
Device power dissipation in standby
LP = HIGH, TMDS: VID(pp) = 1200 mV, 3 Gbps
PD(2) mode
TMDS data pattern; HPD_SINK = HIGH, S1 = HIGH,
10
S2 = LOW
PSD
Device power dissipation in low-power
mode
LP = LOW
1
PNCLK
Device power dissipation in normal
mode with no active TMDS input clock
LP = HIGH, no TMDS input clock, HPD_SINK =
HIGH, S1/S2 = LOW/HIGH, HIGH/HIGH
40
TJ
Junction Temperature
0
MAX (1)
UNIT
°C/W
°C/W
780 mW
20 mW
2 mW
65 mW
125 °C
(1) The maximum rating is simulated under 3.6-V VCC across worst-case temperature and process variation. Typical conditions are
simulated at 3.3-V VCC, 25°C with nominal process material.
RECOMMENDED OPERATING CONDITIONS
VCC
Supply voltage
TA
Operating free-air temperature
TMDS DIFFERENTIAL OUTPUT AND INPUT PINS
VID(pp)
VIC
tIN_Rise_Fall
VIN_PRE
Peak-to-peak input differential voltage
Input common-mode voltage
TMDS input rise and fall time
Acceptable pre-emphasis on TMDS input signals. Note that an input signal
into TMDS261B with longer pre-emphasis duration and/or larger
pre-emphasis ampltidue, could result in over-equalization.
AVCC
TMDS output termination voltage
dR
RVSadj
RT
DDC PINS
Data rate
Resistor for TMDS-compliant voltage output swing
Termination resistance
VI
dR(I2C)
Input voltage
I2C data rate
HPD AND CONTROL PINS
VIH
High-level input voltage
VIL
Low-level input voltage
MIN NOM
3
3.3
0
MAX
3.6
70
UNIT
V
°C
0.15
VCC – 0.4
75
1.56 V
VCC + 0.01 V
ps
See (Figure 26)
3
3.3
3.66 4.02
45
50
3.6 V
3 Gbps
4.47 kΩ
55 Ω
0
5.5 V
100 Kbps
2
5.5 V
0
0.8 V
Copyright © 2009–2011, Texas Instruments Incorporated
9