English
Language : 

TMDS261B Datasheet, PDF (15/48 Pages) Texas Instruments – TWO-PORT HDMI SWITCH
www.ti.com
ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VOH
VOL
VSWING
VOC(SS)
Single-ended HIGH-level output voltage
Single-ended LOW-level output voltage
Single-ended output voltage swing
Change in steady-state common-mode
output voltage between logic states
AVCC = 3.3 V, RT = 50 Ω
VOD(pp)
V(O)SBY
I(O)OFF
IOS
VCD(pp)
Peak-to-peak output differential voltage
Single-ended standby output voltage
Single-ended power-down output current
0 V ≤ VCC ≤ 1.5 V, AVCC = 3.3 V,
RT = 50 Ω
Short-circuit output current
See Figure 16
Minimum valid clock differential voltage Input TMDS clock frequency = 300
(peak-to-peak)
MHz
TMDS261B
SLLS987A – SEPTEMBER 2009 – REVISED JULY 2011
MIN
AVCC – 10
AVCC – 600
400
TYP
MAX
AVCC + 10
AVCC – 400
600
UNIT
mV
mV
mV
5 mV
800
AVCC – 10
1200 mV
AVCC + 10 mV
–10
10 μA
-15 12
15 mA
100
mV
SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
tPLH
Propagation delay time
tPHL
Propagation delay time
tR1
Rise time, fastest mode (default setting):
fastest setting
tF1
Fall time, fastest mode (default setting):
fastest setting
tR2
Rise time, fastest mode + 50 ps
(approximately)
tF2
Fall time, fastest mode + 50 ps
(approximately)
tR3
Rise time, fastest mode + 100 ps
(approximately)
AVCC = 3.3 V, RT = 50 Ω. See Figure 9 and
Figure 10.
tF3
Fall time, fastest mode + 100 ps
(approximately)
tR4
Rise time, fastest mode + 120 ps
(approximately): slowest setting
tF4
tSK(P)
tSK(D)
tSK(O)
Fall time, fastest mode + 120 ps
(approximately): slowest setting
Pulse skew (see (2))
Intra-pair skew
Inter-pair skew (see (3))
tJITD(PP) Peak-to-peak output residual data jitter
AVCC = 3.3 V, RT = 50 Ω. See Figure 11.
AVCC = 3.3 V, RT = 50 Ω, dR = 2.25 Gbps.
See Figure 14 for measurement setup;
residual jitter is the total jitter measured at
TTP4 minus the jitter measured at TTP1. See
Figure 15 for the loss profile of the cable used
for tJITD(PP) measurement. Also see Typical
Curves for tJITD(PP) across cable length and
input TMDS data rate.
MIN TYP(1)
250
250
84
110
MAX
800
800
140
UNIT
ps
ps
ps
84
110
140 ps
142
160
190 ps
142
160
190 ps
187
210
230 ps
187
210
230 ps
216
230
260 ps
216
230
260 ps
8
15 ps
10
30 ps
100 ps
125
198 ps
(1) All typical values are at 25°C and with a 3.3-V supply.
(2) tsk(p) is the magnitude of the time difference between tPLH and tPHL of a specified terminal.
(3) tsk(o) is the magnitude of the difference in propagation delay times between any specified terminals of a sink-port bank when inputs of
the active source port are tied together.
Copyright © 2009–2011, Texas Instruments Incorporated
15