 English |
|
|
|
|
|
|
|
| DAC8551IADGKRG4 Datasheet, PDF (8/26 Pages) Texas Instruments – 16-BIT, ULTRA-LOW GLITCH, VOLTAGE OUTPUT | |||
| |||
| ◁ |
DAC8551
SLAS429B â APRIL 2005 â REVISED OCTOBER 2006
TYPICAL CHARACTERISTICS: VDD = 5 V (continued)
At TA = +25°C, unless otherwise noted.
www.ti.com
FULL-SCALE SETTLING TIME: 5V FALLING EDGE
HALF-SCALE SETTLING TIME: 5V RISING EDGE
Trigger Pulse 5V/div
Trigger Pulse 5V/div
VDD = 5V
VREF = 4.096V
From Code: FFFF
To Code: 0000
Falling
Edge
1V/div
Zoomed Falling Edge
1mV/div
Time (2ms/div)
Figure 13.
HALF-SCALE SETTLING TIME: 5V FALLING EDGE
Trigger Pulse 5V/div
VDD = 5V
VREF = 4.096V
From Code: CFFF
To Code: 4000
Falling
Edge
1V/div
Zoomed Falling Edge
1mV/div
Time (2ms/div)
Figure 15.
GLITCH ENERGY: 5V, 1LSB STEP, FALLING EDGE
Rising
Edge
1V/div
VDD = 5V
VREF = 4.096V
From Code: 4000
To Code: CFFF
Zoomed Rising Edge
1mV/div
Time (2ms/div)
Figure 14.
GLITCH ENERGY: 5V, 1LSB STEP, RISING EDGE
VDD = 5V
VREF = 4.096V
From Code: 7FFF
To Code: 8000
Glitch: 0.08nV-s
Time (400ns/div)
Figure 16.
GLITCH ENERGY: 5V, 16LSB STEP, RISING EDGE
VDD = 5V
VREF = 4.096V
From Code: 8000
To Code: 7FFF
Glitch: 0.16nV-s
Measured Worst Case
Time (400ns/div)
Figure 17.
VDD = 5V
VREF = 4.096V
From Code: 8000
To Code: 8010
Glitch: 0.04nV-s
Time (400ns/div)
Figure 18.
8
Submit Documentation Feedback
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese