 English |
|
|
|
|
|
|
|
| DAC8551IADGKRG4 Datasheet, PDF (5/26 Pages) Texas Instruments – 16-BIT, ULTRA-LOW GLITCH, VOLTAGE OUTPUT | |||
| |||
| ◁ |
www.ti.com
SERIAL WRITE OPERATION
SCLK
SYNC
DIN
1
t8
t4
t3
DB23
t6
t5
t1
24
t2
t7
DB0
DAC8551
SLAS429B â APRIL 2005 â REVISED OCTOBER 2006
t9
DB23
TIMING CHARACTERISTICS(1)(2)
VDD = 2.7V to 5.5V, all specifications â40°C to +105°C (unless otherwise noted).
PARAMETER
TEST CONDITIONS
t1(3) SCLK cycle time
t2
SCLK HIGH time
t3
SCLK LOW time
t4
SYNC to SCLK rising edge setup time
t5
Data setup time
t6
Data hold time
t7
24th SCLK falling edge to SYNC rising edge
t8
Minimum SYNC HIGH time
t9
24th SCLK falling edge to SYNC falling edge
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
VDD = 3.6V to 5.5V
VDD = 2.7V to 5.5V
MIN TYP MAX
50
33
13
13
22.5
13
0
0
5
5
4.5
4.5
0
0
50
33
100
(1) All input signals are specified with tR = tF = 5ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
(2) See Serial Write Operation Timing Diagram.
(3) Maximum SCLK frequency is 30MHz at VDD = 3.6V to 5.5V and 20MHz at VDD = 2.7V to 3.6V.
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
Submit Documentation Feedback
5
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese