LP3907-Q1 Datasheet, PDF (7/53 Pages) Texas Instruments – Dual High-Current Step-Down DC-DC And Dual Linear Regulator

www.ti.com
LP3907-Q1
SNVSA55A – DECEMBER 2014 – REVISED MAY 2015
7.4 Thermal Information^(1)(2)(3)
THERMAL METRIC⁽⁴⁾
LP3907-Q1
RTW
YZR
UNIT
24 PINS
25 PINS
R_θJA
R_θJC(top)
R_θJB
ψ_JT
ψ_JB
R_θJC(bot)
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
32.7
58.7
31.2
0.3
11.2
8.0
°C/W
0.2
0.6
11.2
8.0
1.4
N/A
(1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
(2) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 160°C (typ.) and
disengages at T_J = 140°C (typ.)
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (T_A-MAX) is dependent on the maximum operating junction temperature (T_J-MAX-OP =
125°C), the maximum power dissipation of the device in the application (P_D-MAX), and the junction-to-ambient thermal resistance of the
part/package in the application (R_θJA), as given by the following equation: T_A-MAX = T_J-MAX-OP − (R_θJA × P_D-MAX).
(4) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
7.5 General Electrical Characteristics
Unless otherwise noted, V_IN = 3.6 V and T_J = 25°C.^(1)(2)(3)(4)
PARAMETER
TEST CONDITIONS
I_Q
V_POR
T_SD
T_SDH
UVLO
VINLDO12 shutdown current
Power-On reset threshold
Thermal shutdown threshold
Thermal shutdown hysteresis
Undervoltage lock out
V_IN = 3.6 V
V_DD falling edge⁽⁴⁾
Rising
Falling
MIN TYP MAX UNIT
3
µA
1.9
V
160
°C
20
°C
2.9
V
2.7
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to the potential at the GND pin.
(3) This specification is ensured by design.
(4) VPOR is voltage at which the EPROM resets. This is different from the UVLO on VINLDO12, which is the voltage at which the
regulators shut off, and is also different from the nPOR function, which signals if the regulators are in a specified range.
7.6 Low Dropout Regulators, LDO1 And LDO2
Unless otherwise noted, V_IN = 3.6 V, C_IN = 1 µF, C_OUT = 0.47 µF, and T_J = 25°C. ^{(1)(2)(3)(4)(5)(6)(7)}
PARAMETER
TEST CONDITIONS
MIN
V_IN
Operational voltage range
VINLDO1 and VINLDO2 PMOS pins ⁽⁸⁾
1.74 ⁽⁹⁾
V_OUT Accuracy Output voltage accuracy (default Load current = 1 mA
V_OUT)
–3% ⁽⁹⁾
TYP
MAX UNIT
5.5 ⁽⁹⁾
V
3% ⁽⁹⁾
(1) All voltages are with respect to the potential at the GND pin.
(2) Min and Max limits are ensured by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely
norm.
(3) C_IN, C_OUT: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
(4) The device maintains a stable, regulated output voltage without a load.
(5) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its
nominal value.
(6) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_OUT.
(7) V_IN minimum for line regulation values is 1.8 V.
(8) Pins 24, 19 can operate from V_IN min of 1.74 V to a V_IN max of 5.5 V. This rating is only for the series pass PMOS power FET. It allows
the system design to use a lower voltage rating if the input voltage comes from a buck output.
(9) Limits apply over the entire junction temperature range for operation, −40°C to 125°C.
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LP3907-Q1