LP3907-Q1 Datasheet, PDF (25/53 Pages) Texas Instruments – Dual High-Current Step-Down DC-DC And Dual Linear Regulator

www.ti.com
LP3907-Q1
SNVSA55A – DECEMBER 2014 – REVISED MAY 2015
EN1
RDY1
EN2
RDY2
POR
Delay Mask Counter
SQ
RQ
Delay
Delay Mask Counter
nPOR
Figure 38. Design Implementation of the Flexible Power-On Reset
An internal Power-on reset of the IC is used with EN1, and EN2 to produce a reset signal (LOW) to the delay
timer nPOR. EN1 and RDY1 or EN2 and RDY2 are used to generate the set signal (HIGH) to the delay timer.
S=R=1 never occurs. The mask timers are triggered off EN1 and EN2 which are gated with RDY1, and RDY2 to
generate outputs to the final AND gate to generate the nPOR.
8.3.4 Undervoltage Lockout
The LP3907-Q1 features an undervoltage lockout circuit. The function of this circuit is to continuously monitor the
raw input supply voltage (VINLDO12) and automatically disables the four voltage regulators whenever this supply
voltage is less than 2.8 VDC.
The circuit incorporates a bandgap based circuit that establishes the reference used to determine the 2.8 VDC
trip point for a V_IN OK – Not OK detector. This V_IN OK signal is then used to gate the enable signals to the four
regulators of the device. When VINLDO12 is greater than 2.8 VDC the four enables control the four regulators,
when VINLDO12 is less than 2.8 VDC the four regulators are disabled by the V_IN detector being in the “Not OK”
state. The circuit has built-in hysteresis to prevent chattering occurring.
8.4 Device Functional Modes
8.4.1 Shutdown Mode
During shutdown the PFET switch, reference, control and bias circuitry of the converters are turned off. The
NFET switch is on in shutdown to discharge the output. When the converter is enabled, soft start is activated. It
is recommended to disable the converter during the system power up and undervoltage conditions when the
supply is less than 2.8 V.
8.5 Programming
8.5.1 I²C-Compatible Serial Interface
8.5.1.1 I²C Signals
The LP3907-Q1features an I²C-compatible serial interface, using two dedicated pins: SCL and SDA for I²C clock
and data respectively. Both signals need a pull-up resistor according to the I²C specification. The LP3907-Q1
interface is an I²C slave that is clocked by the incoming SCL clock.
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: LP3907-Q1
Submit Documentation Feedback
25