DS92LV1021_14 Datasheet, PDF (6/23 Pages) Texas Instruments – 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer

DS92LV1021, DS92LV1210
SNLS024C – MARCH 1999 – REVISED APRIL 2013
Serializer Switching Characteristics (continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ ⁽¹⁾
Max
t_HZD
DO ± HIGH to
See Figure 8 ⁽²⁾
TRI-STATE Delay
R_L = 27Ω,
t_LZD
DO ± LOW to TRI-STATE ^{CL=10pF to GND}
Delay
3.5
10
2.9
10
t_ZHD
DO ± TRI-STATE to HIGH
Delay
2.5
10
t_ZLD
DO ± TRI-STATE to LOW
Delay
2.7
10
t_SPW
t_PLD
t_SD
t_BIT
SYNC Pulse Width
Serializer PLL Lock Time
Serializer Delay
Bus LVDS Bit Width
See Figure 9
R_L = 27Ω
See Figure 10 R_L = 27Ω
R_L = 27Ω,
C_L=10pF to GND
1024*t_TCP
2048*t_TCP
t_TCP
t_TCP + 2.5
t_CLK / 12
1029*t_TCP
2049*t_TCP
t_TCP+ 5
(2) Due to TRI-STATE of the Serializer, the Deserializer will lose PLL lock and have to resynchronize before data transfer.
www.ti.com
Units
ns
ns
ns
ns
ns
ns
ns
ns
Deserializer Timing Requirements for REFCLK
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ ⁽¹⁾
t_RFCP
REFCLK Period
t_RFDC
REFCLK Duty Cycle
t_RFCP / t_TCP Ratio of REFCLK to TCLK
Periods
25
T
50
0.83
1
t_RFTT
REFCLK Transition Time
3
(1) Typical values are given for V_CC = 3.3V and T_A = +25°C.
Deserializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Pin/Freq.
Min
Typ ⁽¹⁾
t_RCP
Receiver out Clock
Period
See Figure 10
t_RCP = t_TCP
RCLK
25
t_CLH
CMOS/TTL Low-to-High CL = 15 pF
Transition Time
See Figure 5
Rout(0-9),
LOCK,
2
t_CHL
CMOS/TTL High-to-Low
Transition Time
RCLK
2
t_DD
Deserializer Delay
See Figure 11
t_ROS
ROUT (0-9) Setup Data See Figure 12
to RCLK
RCLK
1.75*t_RCP
0.4*t_RCP
1.75*t_RCP+3
0.5*t_RCP
t_ROH
ROUT (0-9) Hold Data
to RCLK
−0.4*t_RCP
−0.5*t_RCP
t_RDC
RCLK Duty Cycle
t_HZR
HIGH to TRI-STATE
See Figure 13
Delay
40
Rout(0-9),
LOCK
50
4+0.5*t_RCP
t_LZR
LOW to TRI-STATE
Delay
4.2+0.5*t_RCP
t_ZHR
TRI-STATE to HIGH
Delay
6+0.5*t_RCP
t_ZLR
TRI-STATE to LOW
Delay
6.5+0.5*t_RCP
Max
Units
62.5
ns
%
1.03
6
ns
Max
62.5
5
5
1.75*t_RCP+7
60
10+t_RCP
10+t_RCP
12+t_RCP
12+t_RCP
Units
ns
ns
ns
ns
ns
ns
%
ns
ns
ns
ns
(1) Typical values are given for V_CC = 3.3V and T_A = +25°C.
6
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV1021 DS92LV1210