English
Language : 

DS92LV1021_14 Datasheet, PDF (15/23 Pages) Texas Instruments – 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
www.ti.com
DS92LV1021, DS92LV1210
SNLS024C – MARCH 1999 – REVISED APRIL 2013
Figure 18. DS92LV1210 Deserializer DB Package
Pin Name
I/O
DIN
I
TCLK_R/F
I
DO+
O
DO−
O
DEN
I
PWRDN
I
TCLK
I
SYNC
I
DVCC
I
DGND
I
AVCC
I
AGND
I
Pin Name
I/O
ROUT
O
RCLK_R/F
I
RI+
I
RI−
I
SERIALIZER PIN DESCRIPTIONS
No.
Description
3–12
Data Input. TTL levels inputs. Data on these pins are loaded into a 10-
bit input register.
13
Transmit Clock Rising/Falling strobe select. TTL level input. Selects
TCLK active edge for strobing of DIN data. High selects rising edge.
Low selects falling edge.
22
+ Serial Data Output. Non-inverting Bus LVDS differential output.
21
− Serial Data Output. Inverting Bus LVDS differential output.
19
Serial Data Output Enable. TTL level input. A low, puts the Bus LVDS
outputs in TRI-STATE.
24
Powerdown. TTL level input. PWRDN driven low shuts down the PLL
and TRI-STATEs outputs putting the device into a low power sleep
mode. Do not float the PWRDWN pin, external pull resistor is
recommended. A pull-down will disable the device until it is actively
driven (enabled).
14
Transmit Clock. TTL level input. Input for 16 MHz–40 MHz (nominal)
system clock.
1, 2
Assertion of SYNC (high) for at least 1024 synchronization symbols to
be transmitted on the Bus LVDS serial output. Synchronization
symbols continue to be sent if SYNC continues asserted. TTL level
input. The two SYNC pins are ORed.
27, 28
Digital Circuit power supply.
15, 16
Digital Circuit ground.
17, 26
Analog power supply (PLL and Analog Circuits).
18, 25, 20, 23
Analog ground (PLL and Analog Circuits).
DESERIALIZER PIN DESCRIPTION
No.
Description
15–19, 24–28
Data Output. ±9 mA CMOS level outputs.
2
Recovered Clock Rising/Falling strobe select. TTL level input. Selects
RCLK active edge for strobing of ROUT data. High selects rising edge.
Low selects falling edge.
5
+ Serial Data Input. Non-inverting Bus LVDS differential input.
6
− Serial Data Input. Inverting Bus LVDS differential input.
Copyright © 1999–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: DS92LV1021 DS92LV1210