English
Language : 

AM1705_16 Datasheet, PDF (52/165 Pages) Texas Instruments – AM1705 ARM® Microprocessor
AM1705
SPRS657E – FEBRUARY 2010 – REVISED JUNE 2014
6.7.1.5 AINTC Memory Map
BYTE ADDRESS
0xFFFE E000
0xFFFE E004
0xFFFE E008 - 0xFFFE E00F
0xFFFE E010
0xFFFE E014 - 0xFFFE E01B
0xFFFE E01C
0xFFFE E020
0xFFFE E024
0xFFFE E028
0xFFFE E02C
0xFFFE E030
0xFFFE E034
0xFFFE E038
0xFFFE E03C - 0xFFFE E04F
0xFFFE E050
0xFFFE E054
0xFFFE E058
0xFFFE E05C - 0xFFFE E07F
0xFFFE E080
0xFFFE E084
0xFFFE E088 - 0xFFFE E1FF
0xFFFE E200 - 0xFFFE E20B
0xFFFE E20C- 0xFFFE E27F
0xFFFE E280 - 0xFFFE E28B
0xFFFE E28C - 0xFFFE E2FF
0xFFFE E300 - 0xFFFE E30B
0xFFFE E30C - 0xFFFE E37F
0xFFFE E380 - 0xFFFE E38B
0xFFFE E38C - 0xFFFE E3FF
0xFFFE E400 - 0xFFFE E458
0xFFFE E459 - 0xFFFE E7FF
0xFFFE E800 - 0xFFFE E81F
0xFFFE E820 - 0xFFFE E8FF
0xFFFE E900 - 0xFFFE E904
0xFFFE E908 - 0xFFFE EEFF
0xFFFE EF00 - 0xFFFE EF04
0xFFFE EF08 - 0xFFFE F0FF
0xFFFE F100 - 0xFFFE F104
0xFFFE F108 - 0xFFFE F4FF
0xFFFE F500
0xFFFE F504 - 0xFFFE F5FF
0xFFFE F600
0xFFFE F608 - 0xFFFE FFFF
Table 6-7. AINTC Memory Map
ACRONYM
REV
CR
-
GER
-
GNLR
SISR
SICR
EISR
EICR
-
HIEISR
HIEICR
-
VBR
VSR
VNR
-
GPIR
GPVR
-
SRSR[1] - SRSR[3]
-
SECR[1] - SECR[3]
-
ESR[1] - ESR[3]
-
ECR[1] - ECR[3]
-
CMR[0] - CMR[22]
-
-
-
HIPIR[1] - HIPIR[2]
-
-
-
HINLR[1] - HINLR[2]
-
HIER
-
HIPVR[1] - HIPVR[2]
-
REGISTER DESCRIPTION
Revision Register
Control Register
Reserved
Global Enable Register
Reserved
Global Nesting Level Register
System Interrupt Status Indexed Set Register
System Interrupt Status Indexed Clear Register
System Interrupt Enable Indexed Set Register
System Interrupt Enable Indexed Clear Register
Reserved
Host Interrupt Enable Indexed Set Register
Host Interrupt Enable Indexed Clear Register
Reserved
Vector Base Register
Vector Size Register
Vector Null Register
Reserved
Global Prioritized Index Register
Global Prioritized Vector Register
Reserved
System Interrupt Status Raw / Set Registers
Reserved
System Interrupt Status Enabled / Clear Registers
Reserved
System Interrupt Enable Set Registers
Reserved
System Interrupt Enable Clear Registers
Reserved
Channel Map Registers (Byte Wide Registers)
Reserved
Reserved
Reserved
Host Interrupt Prioritized Index Registers
Reserved
Reserved
Reserved
Host Interrupt Nesting Level Registers
Reserved
Host Interrupt Enable Register
Reserved
Host Interrupt Prioritized Vector Registers
Reserved
www.ti.com
52
Peripheral Information and Electrical Specifications
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1705