AM1705_16 Datasheet, PDF (101/165 Pages) Texas Instruments – AM1705 ARM® Microprocessor

www.ti.com
AM1705
SPRS657E – FEBRUARY 2010 – REVISED JUNE 2014
6.17.2 SPI Electrical Data/Timing
6.17.2.1 Serial Peripheral Interface (SPI) Timing
Table 6-49 through Table 6-64 assume testing over recommended operating conditions (see Figure 6-33
through Figure 6-36).
Table 6-49. General Timing Requirements for SPI0 Master Modes⁽¹⁾
No.
1
t_c(SPC)M
2
t_w(SPCH)M
3
t_w(SPCL)M
4
t_{d(SIMO_SPC)M}
5
t_{d(SPC_SIMO)M}
6
t_{oh(SPC_SIMO)M}
7
t_{su(SOMI_SPC)M}
8
t_{ih(SPC_SOMI)M}
PARAMETER
Cycle Time, SPI0_CLK, All Master Modes
Pulse Width High, SPI0_CLK, All Master Modes
Pulse Width Low, SPI0_CLK, All Master Modes
Polarity = 0, Phase = 0,
to SPI0_CLK rising
Delay, initial data bit valid on
SPI0_SIMO after initial edge
on SPI0_CLK⁽²⁾
Polarity = 0, Phase = 1,
to SPI0_CLK rising
Polarity = 1, Phase = 0,
to SPI0_CLK falling
Polarity = 1, Phase = 1,
to SPI0_CLK falling
Polarity = 0, Phase = 0,
from SPI0_CLK rising
Delay, subsequent bits valid
on SPI0_SIMO after transmit
edge of SPI0_CLK
Polarity = 0, Phase = 1,
from SPI0_CLK falling
Polarity = 1, Phase = 0,
from SPI0_CLK falling
Polarity = 1, Phase = 1,
from SPI0_CLK rising
Polarity = 0, Phase = 0,
from SPI0_CLK falling
Output hold time, SPI0_SIMO
valid afterreceive edge of
SPI0_CLK
Polarity = 0, Phase = 1,
from SPI0_CLK rising
Polarity = 1, Phase = 0,
from SPI0_CLK rising
Polarity = 1, Phase = 1,
from SPI0_CLK falling
Polarity = 0, Phase = 0,
to SPI0_CLK falling
Input Setup Time, SPI0_SOMI
valid beforereceive edge of
SPI0_CLK
Polarity = 0, Phase = 1,
to SPI0_CLK rising
Polarity = 1, Phase = 0,
to SPI0_CLK rising
Polarity = 1, Phase = 1,
to SPI0_CLK falling
Polarity = 0, Phase = 0,
from SPI0_CLK falling
Input Hold Time, SPI0_SOMI
valid after
receive edge of SPI0_CLK
Polarity = 0, Phase = 1,
from SPI0_CLK rising
Polarity = 1, Phase = 0,
from SPI0_CLK rising
Polarity = 1, Phase = 1,
from SPI0_CLK falling
MIN
greater of 3P or 20
0.5t_c(SPC)M - 1
0.5t_c(SPC)M - 1
0.5t_c(SPC)M - 3
0.5t_c(SPC)M - 3
0.5t_c(SPC)M - 3
0.5t_c(SPC)M - 3
0
0
0
0
5
5
5
5
MAX
256P
UNIT
ns
ns
ns
5
- 0.5t_c(SPC)M + 5
ns
5
- 0.5t_c(SPC)M + 5
5
5
ns
5
5
ns
ns
ns
(1) P = SYSCLK2 period
(2) First bit may be MSB or LSB depending upon SPI configuration. MO(0) refers to first bit and MO(n) refers to last bit output on
SPI0_SIMO. MI(0) refers to the first bit input and MI(n) refers to the last bit input on SPI0_SOMI.
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 101
Submit Documentation Feedback
Product Folder Links: AM1705