AM1705_16 Datasheet, PDF (26/165 Pages) Texas Instruments – AM1705 ARM® Microprocessor

AM1705
SPRS657E – FEBRUARY 2010 – REVISED JUNE 2014
www.ti.com
3.6.14 Universal Serial Bus Modules (USB0)
Table 3-16. Universal Serial Bus (USB) Terminal Functions
SIGNAL NAME
PIN NO
PTP
TYPE⁽¹⁾ PULL⁽²⁾
DESCRIPTION
USB0 2.0 OTG (USB0)
USB0_DM
138
A
USB0 PHY data minus
USB0_DP
137
A
USB0 PHY data plus
USB0_VDDA33
140
PWR
USB0 PHY 3.3-V supply
USB0_VDDA18
135
PWR
USB0 PHY 1.8-V supply input
USB0_VDDA12 ⁽³⁾
134
PWR
USB0 PHY 1.2-V LDO output for bypass cap.
For proper device operation, this pin is
recommended to be connected via a 0.22 μF
capacitor to VSS (GND), even if USB0 is not
being used.
AHCLKX0/USB_REFCLKIN/GP2[11]
125
I
IPD USB_REFCLKIN. Optional clock input.
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name
highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured
function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different
types (i.e., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3) Core power supply LDO output for USB PHY. This pin must be connected via a 0.22 uF capacitor to VSS.
3.6.15 Ethernet Media Access Controller (EMAC)
Table 3-17. Ethernet Media Access Controller (EMAC) Terminal Functions
SIGNAL NAME
PIN NO
PTP
TYPE ⁽¹⁾
PULL ⁽²⁾
MUXED
DESCRIPTION
RMII
EMAC 50-MHz
AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11]
129
I/O
IPD McASP0, GPIO, BOOT clock input or
output
AXR0[6]/RMII_RXER/GP3[6]
118
I
IPD
EMAC RMII
receiver error
AXR0[5]/RMII_RXD[1]/GP3[5]
AXR0[4]/RMII_RXD[0]/GP3[4]
117
I
IPD
116
I
IPD
EMAC RMII
receive data
AXR0[3]/RMII_CRS_DV/GP3[3]
115
I
IPD McASP0, GPIO
EMAC RMII carrier
sense data valid
AXR0[2]/RMII_TXEN/GP3[2]
113
O
IPD
EMAC RMII
transmit enable
AXR0[1]/RMII_TXD[1]/GP3[1]
AXR0[0]/RMII_TXD[0]/GP3[0]
112
O
IPD
111
O
IPD
EMAC RMII trasmit
data
MDIO
AXR0[8]/MDIO_D/GP3[8]
AXR0[7]/MDIO_CLK/GP3[7]
121
I/O
IPU
McASP0, GPIO
120
O
IPD
MDIO data clock
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name
highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured
function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different
types (i.e., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
26
Device Overview
Submit Documentation Feedback
Product Folder Links: AM1705
Copyright © 2010–2014, Texas Instruments Incorporated