DS90UB925Q Datasheet, PDF (27/41 Pages) Texas Instruments – 5 - 85 MHz 24-bit Color FPD-Link III Serializer with Bidirectional Control Channel

DS90UB925Q
ADD
(dec)
6
7
8
10
11
12
ADD
(hex)
0x06
0x07
0x08
0x0A
0x0B
0x0C
Register
Name
DES ID
Bit(s)
Register
Type
7:1
RW
0
RW
Slave ID
7:1
RW
Slave Alias
0
7:1
RW
0
CRC Errors
7:0
R
7:0
R
General Status 7:4
3
R
2
R
1
R
0
R
Default
(hex)
0x00
0x00
0x00
0x00
0x00
0x00
Function
DES
Device ID
Device ID
Frozen
Slave
Device ID
Slave
Device
Alias ID
CRC Error
LSB
CRC Error
MSB
BIST CRC
Error
PCLK
Detect
DES Error
LINK
Detect
Description
7-bit Deserializer Device ID
Configures the I2C Slave ID of the remote
Deserializer. A value of 0 in this field disables I2C
access to the remote Deserializer. This field is
automatically configured by the Bidirectional
Control Channel once RX Lock has been detected.
Software may overwrite this value, but should also
assert the FREEZE DEVICE ID bit to prevent
overwriting by the Bidirectional Control Channel.
Freeze Deserializer Device ID
Prevents autoloading of the Deserializer Device ID
by the Bidirectional Control Channel. The ID will be
frozen at the value written.
7-bit Remote Slave Device ID
Configures the physical I2C address of the remote
I2C Slave device attached to the remote
Deserializer. If an I2C transaction is addressed to
the Slave Device Alias ID, the transaction will be
remapped to this address before passing the
transaction across the Bidirectional Control
Channel to the Deserializer
Reserved
7-bit Remote Slave Device Alias ID
Assigns an Alias ID to an I2C Slave device attached
to the remote Deserializer. The transaction will be
remapped to the address specified in the Slave ID
register. A value of 0 in this field disables access to
the remote I2C Slave.
Reserved
Number of back channel CRC errors – 8 least
significant bits
Number of back channel CRC errors – 8 most
significant bits
Reserved
Back channel CRC error during BIST
communication with Deserializer.
The bit is cleared upon loss of link, restart of BIST,
or assertion of CRC ERROR RESET in register
0x04.
PCLK Status
1: Valid PCLK detected
0: Valid PCLK not detected
Back channel CRC error during communication with
Deserializer.
The bit is cleared upon loss of link or assertion of
CRC ERROR RESET in register 0x04.
LINK Status
1: Cable link detected
0: Cable link not detected (Fault Condition)
Copyright © 1999-2012, Texas Instruments Incorporated
27