DS90UB925Q Datasheet, PDF (25/41 Pages) Texas Instruments – 5 - 85 MHz 24-bit Color FPD-Link III Serializer with Bidirectional Control Channel

DS90UB925Q
TABLE 6. Serial Control Bus Registers
ADD
(dec)
0
1
3
ADD Register
(hex) Name
0x00 I2C Device ID
0x01 Reset
0x03 Configuration
0
Bit(s)
Register
Type
7:1
RW
0
RW
7
RW
6:2
1
RW
0
RW
7
RW
6
5
RW
4
RW
3
RW
2
1
RW
0
RW
Default
(hex)
0x00
0xD2
Function Description
Device ID 7–bit address of Serializer
ID Setting
I2C ID Setting
1: Register I2C Device ID (Overrides IDx pin)
0: Device ID is from IDx pin
Remote Remote Auto Power Down
Auto Power 1: Power down when no Bidirectional Control
Down
Channel link is detected
0: Do not power down when no Bidirectional Control
Channel link is detected
Reserved
Digital
RESET1
Reset the entire digital block including registers
This bit is self-clearing.
1: Reset
0: Normal operation
Digital
RESET0
Reset the entire digital block except registers
This bit is self-clearing
1: Reset
0: Normal operation
Back
channel
CRC
Checker
Enable
Back Channel Check Enable
1: Enable
0: Disable
Reserved
I2C
Automatically Acknowledge I2C Remote Write
Remote When enabled, I2C writes to the Deserializer (or any
Write Auto remote I2C Slave, if I2C PASS ALL is enabled) are
Acknowled immediately acknowledged without waiting for the
ge
Deserializer to acknowledge the write. This allows
higher throughput on the I2C bus
1: Enable
0: Disable
Filter
Enable
HS, VS, DE two clock filter When enabled, pulses
less than two full PCLK cycles on the DE, HS, and
VS inputs will be rejected
1: Filtering enable
0: Filtering disable
I2C Pass-
through
I2C Pass-Through Mode
1: Pass-Through Enabled
0: Pass-Through Disabled
Reserved
PCLK Auto Switch over to internal OSC in the absence of PCLK
1: Enable auto-switch
0: Disable auto-switch
TRFB
Pixel Clock Edge Select
1: Parallel Interface Data is strobed on the Rising
Clock Edge.
0: Parallel Interface Data is strobed on the Falling
Clock Edge.
Copyright © 1999-2012, Texas Instruments Incorporated
25