TL16C752CI-Q1_16 Datasheet, PDF (13/57 Pages) Texas Instruments – Dual UART

www.ti.com
TX (A–B)
INT (A–B)
IOW
TL16C752CI-Q1
SLLSEQ9A – OCTOBER 2015 – REVISED FEBRUARY 2016
Start
Bit
Data Bits (5–8)
Stop
Bit
D0 D1 D2 D3 D4 D5 D6 D7
5 Data Bits
6 Data Bits
7 Data Bits
Parity
Bit
Next
Data
Start
Bit
t_22d
t_23d
Active
Active
Tx Ready
t_24d
Active
TX (A–B)
IOW
D0–D7
TXRDY (A–B)
TXRDY
16-Baud Rate Clock
Figure 7. Transmit Timing
Start
Bit
Data Bits (5–8)
Stop
Bit
D0
D1 D2 D3 D4 D5 D6 D7
Parity
Bit
Active
Next
Data
Start
Bit
Byte 1
t _28d
T27d
Active
Transmitter Ready
Figure 8. Transmit Ready Timing in Non-FIFO Mode
Transmitter
Not Ready
Copyright © 2015–2016, Texas Instruments Incorporated
Product Folder Links: TL16C752CI-Q1
Submit Documentation Feedback
13