|
THS1030_13 Datasheet, PDF (13/39 Pages) Texas Instruments – 3-V TO 5.5-V, 10-BIT, 30MSPS CMOS ANALOG-TO-DIGITAL CONVERTER | |||
|
◁ |
THS1030
3ÄV TO 5.5ÄV, 10ÄBIT, 30 MSPS
CMOS ANALOGÄTOÄDIGITAL CONVERTER
SLAS243E â NOVEMBER 1999 â REVISED DECEMBER 2003
PRINCIPLES OF OPERATION
sample and hold
The analog input signal AIN is applied to the AIN pin, either dc-coupled or ac-coupled.
The differential sample and hold processes AIN with respect to the voltages applied to the REFTS and REFBS
pins, to give a differential output VP+ â VPâ = VP given by:
VP + AIN * VM
Where:
VM
+
(REFTS
)
2
REFBS)
(1)
For single-ended input signals, VM is a constant voltage; usually the AIN mid-scale input voltage. However if
MODE = AVDD/2 then REFTS and REFBS can be connected together to operate with AIN as a complementary
pair of differential inputs (see Figures 16 and 17).
analog-to-digital converter
In all operating configurations, VP is digitized against ADC reference voltages REFTF and REFBF, full-scale
values of VP being given by:
VPFS
)+
)
(REFTF *
2
REFBF)
(2)
VPFS
*+
*
(REFTF *
2
REFBF)
VP voltages outside the range VPFSâ to VPFS+ lie outside the conversion range of the ADC. Attempts to
convert out-of-range inputs are signaled to the application by driving the OVR output pin high. VP voltages less
than VPFSâ give ADC output code 0. VP voltages greater than VPFS+ give output code 1023.
complete system
Combining the above equations, the analog full scale input voltages at AIN which give VPFS+ and VPFSâ at
the sample and hold output are:
AIN
+
FS
)+
VM
)
(REFTF
*
2
REFBF)
(3)
and
AIN
+
FS
*+
VM
*
(REFTF
*
2
REFBF)
(4)
The analog input span (voltage range) that lies within the ADC conversion range is:
Input span + [(FS )) * (FS *)] + (REFTF * REFBF)
(5)
The REFTF and REFBF voltage difference sets the device input range. The next sections describe in detail the
various methods available for setting voltages REFTF and REFBF to obtain the desired input span and ADC
performance.
⢠POST OFFICE BOX 655303 DALLAS, TEXAS 75265
13
|
▷ |