English
Language : 

DS90CR486_15 Datasheet, PDF (13/22 Pages) Texas Instruments – 133MHz 48-Bit Channel Link Deserializer (6.384 Gbps)
DS90CR486
www.ti.com
SNLS149C – FEBRUARY 2003 – REVISED MARCH 2013
– S = space between the pair
– 2S = space between pairs
– 3S = space to TTL signal
• Minimize the number of VIA
• Use differential connectors when operating above 500Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
• Minimize skew between pairs
• Terminate as close to the RXinputs as possible
For more information:
Channel Link Applications Notes currently available:
• AN-1041 Introduction to Channel Link (literature number SNLA218)
• AN-1108 PCB and Interconnect Guidelines (literature number SNLA008)
• AN-905 Differential Impedance (literature number SNLA035)
• TI’s LVDS Owner’s Manual (literature number SNLA187)
Select TX
CR481/3
CR485
Select RX
Select RX
Balance
Mode
CR484
Balance
Mode
Balance
Mode
CR486
Balance
Mode
DESKEW
Configuration 1
Not supported
Configuration 2
Configuration 3
Configuration 4
DESKEW
Not supported
Configuration 5
Configuration 6
Figure 10. Deskew Configuration Setup Chart
CONFIGURATION 1
DS90CR481/483 and DS90CR484 with DC Balance ON (BAL=High, 33MHz to 80MHz) − The DS_OPT pin at
the input of the transmitter DS90CR481/483 must be applied low for a minimum of four clock cycles in order for
the receiver to complete the deskew operation. The input to the DS_OPT pin can be applied at any time after the
PLL has locked to the input clock frequency. In this particular setup, the "DESKEW" pin on the receiver
DS90CR484 must set High.
CONFIGURATION 2
DS90CR481/483 and DS90CR486 with DC Balance ON (BAL=High, CON1=High, 66MHz to 112MHz) − The
DS_OPT pin at the input of the transmitter DS90CR481/483 can be set to High OR Low when power up. The
period of this input to the DS_OPT pin must be at least 20ms (TX and RX PLLs lock time) plus 4096 clock cycles
in order for the receiver to complete the deskew operation. The "DESKEW" and CON1 pins on the receiver
DS90CR486 must be tied to High for this setup.
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: DS90CR486
Submit Documentation Feedback
13