LM3S1969 Datasheet, PDF (10/677 Pages) Texas Instruments – Stellaris® LM3S1969 Microcontroller

Table of Contents
OBSOLETE: TI has discontinued production of this device.
List of Figures
Figure 1-1.
Figure 2-1.
Figure 2-2.
Figure 2-3.
Figure 2-4.
Figure 2-5.
Figure 2-6.
Figure 2-7.
Figure 3-1.
Figure 4-1.
Figure 4-2.
Figure 4-3.
Figure 4-4.
Figure 4-5.
Figure 5-1.
Figure 5-2.
Figure 5-3.
Figure 5-4.
Figure 5-5.
Figure 6-1.
Figure 6-2.
Figure 6-3.
Figure 7-1.
Figure 8-1.
Figure 8-2.
Figure 8-3.
Figure 9-1.
Figure 9-2.
Figure 9-3.
Figure 9-4.
Figure 10-1.
Figure 11-1.
Figure 11-2.
Figure 11-3.
Figure 11-4.
Figure 11-5.
Figure 12-1.
Figure 12-2.
Figure 12-3.
Figure 13-1.
Figure 13-2.
Figure 13-3.
Figure 13-4.
Figure 13-5.
Figure 13-6.
Figure 13-7.
Stellaris LM3S1969 Microcontroller High-Level Block Diagram ............................... 43
CPU Block Diagram ............................................................................................. 53
TPIU Block Diagram ............................................................................................ 54
Cortex-M3 Register Set ........................................................................................ 56
Bit-Band Mapping ................................................................................................ 76
Data Storage ....................................................................................................... 77
Vector Table ........................................................................................................ 83
Exception Stack Frame ........................................................................................ 85
SRD Use Example ............................................................................................... 99
JTAG Module Block Diagram .............................................................................. 158
Test Access Port State Machine ......................................................................... 161
IDCODE Register Format ................................................................................... 167
BYPASS Register Format ................................................................................... 167
Boundary Scan Register Format ......................................................................... 168
Basic RST Configuration .................................................................................... 171
External Circuitry to Extend Power-On Reset ....................................................... 172
Reset Circuit Controlled by Switch ...................................................................... 172
Power Architecture ............................................................................................ 174
Main Clock Tree ................................................................................................ 177
Hibernation Module Block Diagram ..................................................................... 237
Clock Source Using Crystal ................................................................................ 239
Clock Source Using Dedicated Oscillator ............................................................. 239
Flash Block Diagram .......................................................................................... 257
GPIO Port Block Diagram ................................................................................... 287
GPIODATA Write Example ................................................................................. 288
GPIODATA Read Example ................................................................................. 288
GPTM Module Block Diagram ............................................................................ 329
16-Bit Input Edge Count Mode Example .............................................................. 333
16-Bit Input Edge Time Mode Example ............................................................... 334
16-Bit PWM Mode Example ................................................................................ 335
WDT Module Block Diagram .............................................................................. 365
ADC Module Block Diagram ............................................................................... 389
Differential Sampling Range, V_{IN_ODD} = 1.5 V ...................................................... 393
Differential Sampling Range, V_{IN_ODD} = 0.75 V .................................................... 393
Differential Sampling Range, V_{IN_ODD} = 2.25 V .................................................... 394
Internal Temperature Sensor Characteristic ......................................................... 395
UART Module Block Diagram ............................................................................. 426
UART Character Frame ..................................................................................... 427
IrDA Data Modulation ......................................................................................... 429
SSI Module Block Diagram ................................................................................. 467
TI Synchronous Serial Frame Format (Single Transfer) ........................................ 470
TI Synchronous Serial Frame Format (Continuous Transfer) ................................ 471
Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 .......................... 471
Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 .................. 472
Freescale SPI Frame Format with SPO=0 and SPH=1 ......................................... 473
Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ............... 473
10
July 24, 2012
Texas Instruments-Production Data