LM3S1636_13 Datasheet, PDF (10/655 Pages) Texas Instruments – Stellaris Microcontroller

Table of Contents
OBSOLENTREN:DT:I Nhaost rdeicsocomnmtiennudeeddpfroordnuecwtiodneosifgtnhsis. device.
List of Figures
Figure 1-1.
Figure 2-1.
Figure 2-2.
Figure 2-3.
Figure 2-4.
Figure 2-5.
Figure 2-6.
Figure 2-7.
Figure 3-1.
Figure 4-1.
Figure 4-2.
Figure 4-3.
Figure 4-4.
Figure 4-5.
Figure 5-1.
Figure 5-2.
Figure 5-3.
Figure 5-4.
Figure 5-5.
Figure 6-1.
Figure 6-2.
Figure 6-3.
Figure 7-1.
Figure 8-1.
Figure 8-2.
Figure 8-3.
Figure 9-1.
Figure 9-2.
Figure 9-3.
Figure 9-4.
Figure 10-1.
Figure 11-1.
Figure 11-2.
Figure 11-3.
Figure 11-4.
Figure 11-5.
Figure 12-1.
Figure 12-2.
Figure 12-3.
Figure 13-1.
Figure 13-2.
Figure 13-3.
Figure 13-4.
Figure 13-5.
Figure 13-6.
Figure 13-7.
Stellaris LM3S1636 Microcontroller High-Level Block Diagram ............................... 41
CPU Block Diagram ............................................................................................. 50
TPIU Block Diagram ............................................................................................ 51
Cortex-M3 Register Set ........................................................................................ 53
Bit-Band Mapping ................................................................................................ 73
Data Storage ....................................................................................................... 74
Vector Table ........................................................................................................ 80
Exception Stack Frame ........................................................................................ 82
SRD Use Example ............................................................................................... 96
JTAG Module Block Diagram .............................................................................. 155
Test Access Port State Machine ......................................................................... 158
IDCODE Register Format ................................................................................... 164
BYPASS Register Format ................................................................................... 164
Boundary Scan Register Format ......................................................................... 165
Basic RST Configuration .................................................................................... 168
External Circuitry to Extend Power-On Reset ....................................................... 169
Reset Circuit Controlled by Switch ...................................................................... 169
Power Architecture ............................................................................................ 171
Main Clock Tree ................................................................................................ 174
Hibernation Module Block Diagram ..................................................................... 234
Clock Source Using Crystal ................................................................................ 236
Clock Source Using Dedicated Oscillator ............................................................. 236
Flash Block Diagram .......................................................................................... 254
GPIO Port Block Diagram ................................................................................... 285
GPIODATA Write Example ................................................................................. 286
GPIODATA Read Example ................................................................................. 286
GPTM Module Block Diagram ............................................................................ 327
16-Bit Input Edge Count Mode Example .............................................................. 331
16-Bit Input Edge Time Mode Example ............................................................... 332
16-Bit PWM Mode Example ................................................................................ 333
WDT Module Block Diagram .............................................................................. 363
ADC Module Block Diagram ............................................................................... 387
Differential Sampling Range, V_{IN_ODD} = 1.5 V ...................................................... 391
Differential Sampling Range, V_{IN_ODD} = 0.75 V .................................................... 391
Differential Sampling Range, V_{IN_ODD} = 2.25 V .................................................... 392
Internal Temperature Sensor Characteristic ......................................................... 393
UART Module Block Diagram ............................................................................. 424
UART Character Frame ..................................................................................... 425
IrDA Data Modulation ......................................................................................... 427
SSI Module Block Diagram ................................................................................. 465
TI Synchronous Serial Frame Format (Single Transfer) ........................................ 468
TI Synchronous Serial Frame Format (Continuous Transfer) ................................ 469
Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 .......................... 469
Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 .................. 470
Freescale SPI Frame Format with SPO=0 and SPH=1 ......................................... 471
Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ............... 471
10
July 24, 2012
Texas Instruments-Production Data