TMS320C6A8167 Datasheet, PDF (83/280 Pages) Texas Instruments – TMS320C6A816x Integra DSP+ARM Processors

www.ti.com
TMS320C6A8168
TMS320C6A8167
SPRS680 – OCTOBER 2010
3.2.15 Serial Peripheral Digital Interconnect Format (SPI) Signals
Table 3-18. SPI Terminal Functions
SIGNAL
NAME
NO.
TYPE ⁽¹⁾ OTHER^{(2) (3)}
MUXED
DESCRIPTION
SPI_SCLK
R2
I/O
PULL: IPD / IPD
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL166
SPI Clock I/O
SPI_SCS[3] /
GPMC_A[21]/
GP1[22]
P1
I/O
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
GPMC, GP1
PINCTRL170
SPI_SCS[2] /
GPMC_A[22]
SPI_SCS[1] /
GPMC_A[23]
P3
I/O
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
GPMC
PINCTRL169
SPI Chip Select I/O
P2
I/O
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
GPMC
PINCTRL168
SPI_SCS[0]
R1
I/O
PULL: DIS / IPU
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL167
SPI_D[1]
SPI_D[0]
P13
I/O
PULL: IPD / IPD
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL172
SPI Data I/O. Can be configured as either MISO or
N11
I/O
PULL: IPD / IPD
DRIVE: Z / Z
DVDD_3P3
-
PINCTRL171
MOSI
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
(2) PULL: A / B, where:
A is the state of the internal pull resistor during POR reset
B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset
IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled
DRIVE: A / B, where;
A is the driving state of the pin during POR reset
B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset
H = Driving High, L = Driving Low, Z = 3-State
For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see
Section 4.2.1, Pullup/Pulldown Resistors.
(3) Specifies the operating I/O supply voltage for each signal
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C6A8168 TMS320C6A8167
Device Pins
83