TMS320C6A8167 Datasheet, PDF (216/280 Pages) Texas Instruments – TMS320C6A816x Integra DSP+ARM Processors

TMS320C6A8168
TMS320C6A8167
SPRS680 – OCTOBER 2010
www.ti.com
8.10 Multichannel Audio Serial Port (McASP)
The multichannel audio serial port (McASP) functions as a general-purpose audio serial port optimized for
the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM)
stream, Inter-Integrated Sound (I2S) protocols, and intercomponent digital audio interface transmission
(DIT).
8.10.1 McASP Device-Specific Information
The device includes three multichannel audio serial port (McASP) interface peripherals (McASP0,
McASP1, and McASP2). The McASP module consists of a transmit and receive section. These sections
can operate completely independently with different data formats, separate master clocks, bit clocks, and
frame syncs or, alternatively, the transmit and receive sections may be synchronized. The McASP module
also includes shift registers that may be configured to operate as either transmit data or receive data. The
transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous
serial format or in a digital audio interface (DIT) format where the bit stream is encoded for S/PDIF,
AES-3, IEC-60958, CP-430 transmission. The receive section of the McASP peripheral supports the TDM
synchronous serial format.
The McASP module can support one transmit data format (either a TDM format or DIT format) and one
receive format at a time. All transmit shift registers use the same format and all receive shift registers use
the same format; however, the transmit and receive formats need not be the same. Both the transmit and
receive sections of the McASP also support burst mode, which is useful for non-audio data (for example,
passing control information between two devices).
The McASP peripheral has additional capability for flexible clock generation and error detection/handling,
as well as error management.
The device McASP0 module has six serial data pins, while McASP1 and McASP2 are limited to two serial
data pins each.
The McASP FIFO size is 256 bytes and two DMA and two interrupt requests are supported. Buffers are
used transparently to better manage DMA, which can be leveraged to manage data flow more efficiently.
For more detailed information on and the functionality of the McASP peripheral, see the McASP chapter in
the TMS320C6A8x Integra DSP+ARM Processors Technical Reference Manual (literature number
SPRUGX9).
216 Peripheral Information and Timings
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C6A8168 TMS320C6A8167