English
Language : 

AM1705 Datasheet, PDF (69/155 Pages) Texas Instruments – AM1705 ARM Microprocessor
◁
AM1705
www.ti.com
6.12.2 EMIFB Electrical Data/Timing
SPRS657 – FEBRUARY 2010
No.
19 tsu(DV-CLKH)
20 th(CLKH-DIV)
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
tc(CLK)
tw(CLK)
td(CLKH-CSV)
toh(CLKH-CSIV)
td(CLKH-DQMV)
toh(CLKH-DQMIV)
td(CLKH-AV)
toh(CLKH-AIV)
td(CLKH-DV)
toh(CLKH-DIV)
td(CLKH-RASV)
toh(CLKH-RASIV)
td(CLKH-CASV)
toh(CLKH-CASIV)
td(CLKH-WEV)
toh(CLKH-WEIV)
tdis(CLKH-DHZ)
tena(CLKH-DLZ)
Table 6-24. EMIFB SDRAM Interface Timing Requirements
PARAMETER
MIN
Input setup time, read data valid on EMB_D[31:0] before EMB_CLK rising
0.8
Input hold time, read data valid on EMB_D[31:0] after EMB_CLK rising
1.5
Table 6-25. EMIFB SDRAM Interface Switching Characteristics
PARAMETER
MIN
Cycle time, EMIF clock EMB_CLK
7.5
Pulse width, EMIF clock EMB_CLK high or low
3
Delay time, EMB_CLK rising to EMB_CS[0] valid
Output hold time, EMB_CLK rising to EMB_CS[0] invalid
0.9
Delay time, EMB_CLK rising to EMB_WE_DQM[3:0] valid
Output hold time, EMB_CLK rising to EMB_WE_DQM[3:0] invalid
0.9
Delay time, EMB_CLK rising to EMB_A[12:0] and EMB_BA[1:0] valid
Output hold time, EMB_CLK rising to EMB_A[12:0] and EMB_BA[1:0] invalid
0.9
Delay time, EMB_CLK rising to EMB_D[31:0] valid
Output hold time, EMB_CLK rising to EMB_D[31:0] invalid
0.9
Delay time, EMB_CLK rising to EMB_RAS valid
Output hold time, EMB_CLK rising to EMB_RAS invalid
0.9
Delay time, EMB_CLK rising to EMB_CAS valid
Output hold time, EMB_CLK rising to EMB_CAS invalid
0.9
Delay time, EMB_CLK rising to EMB_WE valid
Output hold time, EMB_CLK rising to EMB_WE invalid
0.9
Delay time, EMB_CLK rising to EMB_D[31:0] 3-stated
Output hold time, EMB_CLK rising to EMB_D[31:0] driving
0.9
MAX
UNIT
ns
ns
MAX
5.1
5.1
5.1
5.1
5.1
5.1
5.1
5.1
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Copyright © 2010, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
69
Submit Documentation Feedback
Product Folder Link(s): AM1705
 ▷