English
Language : 

MSP430F2619S-HT Datasheet, PDF (63/90 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
MSP430F2619S-HT
www.ti.com
SLAS697B – MARCH 2010 – REVISED JUNE 2011
12-Bit ADC Timing Parameters – Electrical Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
fADC12CLK
PARAMETER
ADC12 input clock
frequency
TEST CONDITIONS
For specified performance of ADC12 linearity
parameters
VCC
2.2 V/3 V
MIN TYP MAX
0.45
5 6.3
fADC12OSC
tCONVERT
tADC12ON (1)
ADC12 built-in oscillator
frequency
Conversion time
Turn-on settling time of
the ADC
ADC12DIV = 0,
fADC12CLK = fADC12OSC
ADC12 built-in oscillator,
CVREF+ ≥ 5 μF,
fADC12OSC = 3.7 MHz to 6.3 MHz
External fADC12CLK from ACLK, MCLK, or
SMCLK: ADC12SSEL ≠ 0
See (2)
2.2 V/3 V
3.7
5 6.3
2.2 V/3 V
2.06
3.51
13 x ADC12DIV
x 1/fADC12CLK
100
tSample (1)
Sampling time
RS = 400 Ω, RI = 1000 Ω, CI = 30 pF,
τ = [RS + RI] x CI (3)
3V
2.2 V
1220
1400
UNIT
MHz
MHz
μs
ns
ns
(1) Limits verified by design
(2) The condition is that the error in a conversion started after tADC12ON is less than ±0.5 LSB. The reference and input signal are already
settled.
(3) Approximately ten Tau (τ) are needed to get an error of less than ±0.5 LSB: tSample = ln(2n+1) x (RS + RI) x CI+ 800 ns where n = ADC
resolution = 12, RS = external source resistance.
12-Bit ADC Linearity Parameters – Electrical Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN TYP
EI
Integral linearity error
1.4 V ≤ (VeREF+ - VREF-/VeREF-) min ≤ 1.6 V
1.6 V < (VeREF+ - VREF-/VeREF-) min ≤ VAVCC
2.2 V/3 V
ED
Differential linearity error
(VeREF+ - VREF-/VeREF-)min ≤ (VeREF+ - VREF-/VeREF-),
CVREF+ = 10 μF (tantalum) and 100 nF (ceramic)
2.2 V/3 V
EO
Offset error
(VeREF+ - VREF-/VeREF-)min ≤ (VeREF+ - VREF-/VeREF-),
Internal impedance of source RS < 100 Ω,
2.2 V/3 V
±2
CVREF+ = 10 μF (tantalum) and 100 nF (ceramic)
EG
Gain error
(VeREF+ - VREF-/VeREF-)min ≤ (VeREF+ - VREF-/VeREF-),
CVREF+ = 10 μF (tantalum) and 100 nF (ceramic)
2.2 V/3 V
±1.1
ET
Total unadjusted error
(VeREF+ - VREF-/VeREF-)min ≤ (VeREF+ - VREF-/VeREF-),
CVREF+ = 10 μF (tantalum) and 100 nF (ceramic)
2.2 V/3 V
±2
MAX
±2
±1.7
±1
±4
±2
±5
UNIT
LSB
LSB
LSB
LSB
LSB
Copyright © 2010–2011, Texas Instruments Incorporated
63