TLK2541 Datasheet, PDF (6/26 Pages) Texas Instruments – 1 TO 2.6 GBPS TRANSCEIVER

TLK2541
SLLS779B – JANUARY 2008 – REVISED APRIL 2008...................................................................................................................................................... www.ti.com
SIGNAL
LCKREFN
LOOPEN
PRBSEN
TESTEN
PIN #
30
26
31
32
TYPE
Input (w/Pull-up)
Input (w/Pull-down)
Input (w/Pull-down
Input (w/Pull-down)
Table 1. Test Pin Descriptions
DESCRIPTION
Lock to Reference. When the LCKREFN pin is asserted active low, the tracking circuitry
on the receiver Clock/Data Recovery (CDR) circuit is disabled and the recovered byte
clock will become a buffered version of REFCLK.
Loop Enable. When LOOPEN is active high, the internal loop-back path is activated. The
transmitted serial data is directly routed internally to the inputs of the receiver. This
provides a self-test capability in conjunction with the protocol device. The DOUTTXP and
DOUTTXN outputs are held in a high impedance state during the loop-back test. LOOPEN
is held low during standard operational state with external serial outputs and inputs active.
PRBS Test Enable. When asserted high results of Pseudo Random Bit Stream (PRBS)
tests can be monitored on the PRBSPASS pin. A high on PRBSPASS indicates that valid
PRBS is being received.
Test Mode Enable. This pin should be left unconnected or tied low.
POWER
VDD
VDDA
GROUND
GNDA
GND
PIN#
2, 11, 22, 29, 42,
48, 59
68, 69, 74
65, 70, 73
7, 15, 20, 35, 41,
53, 60, 80
Table 2. Power Pin Descriptions
TYPE
DESCRIPTION
Supply Digital logic power. Provides power for all digital circuitry and Digital I/O Buffers.
Supply
Analog Power. VDDA provides a supply reference for the high-speed analog circuits,
receiver and transmitter
Ground
Ground
Analog Ground. GNDA provides a ground reference for the high-speed analog circuits,
RX and TX.
Digital Logic Ground. Provides a ground for the logic circuits and digital I/O buffers.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature (unless otherwise noted)⁽¹⁾
V_DD Supply voltage⁽²⁾
Voltage range at TXD[0:19], ENABLE, TX_CLK, LOOPEN, PRBSEN, PRE, CTRL0,
CTRL1, TXRATE, RXRATE, REFCLK, LCKREFN, TESTEN,RXCODE
Voltage range at any other terminal except above
P_D
Package power dissipation
T_stg Storage temperature
Electrostatic discharge
HBM
CDM
T_A
Characterized free-air operating
temperature range
PFP
VALUE
–0.3 to 3
–0.3 to 4
–0.3 to V_DD+ 0.3
See Dissipation Rating Table
–65 to 150
2
1.5
–40 to 85
UNIT
V
V
V
°C
kV
kV
°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential I/O bus voltages, are stated with respect to network ground.
6
Submit Documentation Feedback
Product Folder Link(s) :TLK2541
Copyright © 2008, Texas Instruments Incorporated