THS8083A95 Datasheet, PDF (39/66 Pages) Texas Instruments – TRIPLE 8-BIT, 95MSPS, 3.3V VIDEO AND GRAPHICS

PWDN_REF
Powers down internal top and bottom references for all channels (VREFT / VREFB). If powered down,
enables user to supply external VREFT / VREFB references on corresponding pins.
0 = active (default)
1 = powered down
PWDN_BGAP
Powers down bandgap reference. If powered down, enables user to supply external VMID (input common
mode voltage) on corresponding pin.
0 = active (default)
1 = powered down
DTO_DIS
Disables the DTO. Can be disabled when an external clock (EXT_ADCCLK) is used and the user does not
intend to use the PLL output on DTOCLK3. When the PLL is active, it can be used as the clock source for the
ADC channels or the ADC’s can still run from EXT_ADCCLK depending on the SEL_ADCCLK register
setting. Note that when the DTO is enabled and the device is configured to use an external clock, the DTO
clock is still available on the DTOCLK3 pin so it can be used as a general-purpose clock synthesizer for other
parts in the system, possibly the display clock if this is different from the input pixel clock.
Since the DTO is also used for internal clock generation, power should always be supplied to the PLL supply
pins, even when the ADC sampling clock is fed from EXT_ADCCLK and DTO_DIS is active.
0 = active (default)
1 = powered down
3.2.44 Register Name: AUX_CTRL
Subaddress: 31 (R/W)
MSB
X
LSB
X
CS_SEL
CS_DIS
TEST2
TEST1
TEST0
TACT
CS_SEL
Composite sync select. Selects the source of the composite sync for slicing.
0 = from Ch1 input
1 = from CS_IN input
CS_DIS
Enables/disables the composite sync output on terminal CS/TEST1. The state of the CS output is also
dependent on the clamp range (see Composite Sync Slicer section).
0 = enabled (default)
1 = disabled
TEST[2..0]
TACT
Used for TI factory testing only; should not be changed from its all-0 default value.
3.2.45 Register Name: CH1_RDBK
MSB
CH1_RDBK7 CH1_RDBK6
CH1_RDBK5
CH1_RDBK4
CH1_RDBK[7..0]:
Readback register of ADC channel 1
Default: (changed during operation)
CH1_RDBK3
CH1_RDBK2
Subaddress: 32 (R)
LSB
CH1_RDBK1 CH1_RDBK0
3−15