AM1705_1004 Datasheet, PDF (25/155 Pages) Texas Instruments – AM1705 ARM Microprocessor

AM1705
www.ti.com
SPRS657A – FEBRUARY 2010 – REVISED APRIL 2010
Table 3-15. Multichannel Audio Serial Ports (McASPs) Terminal Functions (continued)
SIGNAL NAME
AXR1[11]/GP5[11]
AXR1[10]/GP5[10]
AXR1[8]/EPWM1A/GP4[8]
AXR1[7]/EPWM1B/GP4[7]
AXR1[6]/EPWM2A/GP4[6]
AXR1[5]/EPWM2B/GP4[5]
AXR1[4]/EQEP1B/GP4[4]
AXR1[3]/EQEP1A/GP4[3]
AXR1[2]/GP4[2]
AXR1[1]/GP4[1]
AXR1[0]/GP4[0]
AHCLKX1/EPWM0B/GP3[14]
ACLKX1/EPWM0A/GP3[15]
AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10]
ACLKR1/ECAP2/APWM2/GP4[12]
AFSR1/GP4[13]
AMUTE1/EPWMTZ/GP4[14]
PIN NO
PTP
McASP1
7
4
168
169
170
171
173
174
175
176
1
160
162
163
165
166
132
TYPE ⁽¹⁾
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
PULL ⁽²⁾
MUXED
DESCRIPTION
IPU
GPIO
IPU
IPD
eHRPWM1 A,
GPIO
IPD
eHRPWM1 B,
GPIO
IPD
eHRPWM2 A,
GPIO
McASP1 serial
IPD
eHRPWM2 B, ^data.
GPIO
IPD
eQEP, GPIO
IPD
IPD
IPD GPIO
IPD
IPD
eHRPWM0,
GPIO
McASP1
transmit master
clock.
IPD
eHRPWM0,
GPIO
McASP1
transmit bit
clock.
IPD
eHRPWM0,
GPIO
McASP1
transmit frame
sync.
IPD
eCAP2, GPIO
McASP1 receive
bit clock.
IPD GPIO
McASP1 receive
frame sync.
eHRPWM0,
IPD
eHRPWM1,
GPIO,
eHRPWM2
McASP1 mute
output.
3.6.14 Universal Serial Bus Modules (USB0)
Table 3-16. Universal Serial Bus (USB) Terminal Functions
SIGNAL NAME
PIN NO
PTP
TYPE⁽¹⁾ PULL⁽²⁾
DESCRIPTION
USB0 2.0 OTG (USB0)
USB0_DM
138
A
USB0 PHY data minus
USB0_DP
137
A
USB0 PHY data plus
USB0_VDDA33
140
PWR
USB0 PHY 3.3-V supply
USB0_VDDA18
USB0_VDDA12 ⁽³⁾
135
PWR
134
PWR
USB0 PHY 1.8-V supply input
USB0 PHY 1.2-V LDO output for bypass cap
AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11]
125
I
IPD USB_REFCLKIN. Optional clock input.
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name
highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured
function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different
types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3) Core power supply LDO output for USB PHY. This pin must be connected via a 0.22 uF capacitor to VSS.
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM1705
Device Overview
25