OMAP-L137_15 Datasheet, PDF (16/222 Pages) Texas Instruments – OMAP-L137 Low-Power Applications Processor

OMAP-L137
SPRS563G – SEPTEMBER 2008 – REVISED JUNE 2014
www.ti.com
3.4.2 DSP Memory Mapping
The DSP memory map is shown in Section 3.5.
By default the DSP also has access to most on and off chip memory areas, with the exception of the ARM
RAM, ROM, and AINTC interrupt controller. The DSP also boots first, and must release the ARM from
reset before the ARM can execute any code.
Additionally, the DSP megamodule includes the capability to limit access to its internal memories through
its SDMA port; without needing an external MPU unit.
3.4.2.1 ARM Internal Memories
The DSP does not have access to the ARM internal memory.
3.4.2.2 External Memories
The DSP has access to the following External memories:
• Asynchronous EMIF / SDRAM / NAND / NOR Flash (EMIFA)
• SDRAM (EMIFB)
3.4.2.3 DSP Internal Memories
The DSP has access to the following DSP memories:
• L2 RAM
• L1P RAM
• L1D RAM
3.4.2.4 C674x CPU
The C674x core uses a two-level cache-based architecture. The Level 1 Program cache (L1P) is 32 KB
direct mapped cache and the Level 1 Data cache (L1D) is 32 KB 2-way set associated cache. The Level 2
memory/cache (L2) consists of a 256 KB memory space that is shared between program and data space.
L2 memory can be configured as mapped memory, cache, or a combination of both.
Table 3-2 shows a memory map of the C674x CPU cache registers for the device.
BYTE ADDRESS
0x0184 0000
0x0184 0020
0x0184 0024
0x0184 0040
0x0184 0044
0x0184 0048 - 0x0184 0FFC
0x0184 1000
0x0184 1004 - 0x0184 1FFC
0x0184 2000
0x0184 2004
0x0184 2008
0x0184 200C
0x0184 2010 - 0x0184 3FFF
0x0184 4000
0x0184 4004
Table 3-2. C674x Cache Registers
ACRONYM
L2CFG
L1PCFG
L1PCC
L1DCFG
L1DCC
-
EDMAWEIGHT
-
L2ALLOC0
L2ALLOC1
L2ALLOC2
L2ALLOC3
-
L2WBAR
L2WWC
REGISTER DESCRIPTION
L2 Cache configuration register (See the Technical Reference Manual
SPRUH92 for the reset configuration)
L1P Size Cache configuration register (See the Technical Reference
Manual SPRUH92 for the reset configuration)
L1P Freeze Mode Cache configuration register
L1D Size Cache configuration register (See the Technical Reference
Manual SPRUH92 for the reset configuration)
L1D Freeze Mode Cache configuration register
Reserved
L2 EDMA access control register
Reserved
L2 allocation register 0
L2 allocation register 1
L2 allocation register 2
L2 allocation register 3
Reserved
L2 writeback base address register
L2 writeback word count register
16
Device Overview
Submit Documentation Feedback
Product Folder Links: OMAP-L137
Copyright © 2008–2014, Texas Instruments Incorporated