|
OMAP-L137_15 Datasheet, PDF (1/222 Pages) Texas Instruments – OMAP-L137 Low-Power Applications Processor | |||
|
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
www.ti.com
OMAP-L137
SPRS563G â SEPTEMBER 2008 â REVISED JUNE 2014
OMAP-L137 Low-Power Applications Processor
1 OMAP-L137 Low-Power Applications Processor
1.1 Features
1
⢠Software Support
â TI DSP/BIOSâ¢
â Chip Support Library and DSP Library
⢠Dual Core SoC
â 375- and 456-MHz ARM926EJ-S⢠RISC MPU
â 375- and 456-MHz C674x VLIW DSP
⢠ARM926EJ-S Core
â 32-Bit and 16-Bit (Thumb®) Instructions
â DSP Instruction Extensions
â Single Cycle MAC
â ARM® Jazelle® Technology
â Embedded ICE-RT⢠for Real-Time Debug
⢠ARM9⢠Memory Architecture
â 16KB of Instruction Cache
â 16KB of Data Cache
â 8KB of RAM (Vector Table)
â 64KB of ROM
⢠C674x Instruction Set Features
â Superset of the C67x+ and C64x+ ISAs
â Up to 3648 MIPS and 2736 MFLOPS C674x
â Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)
â 8-Bit Overflow Protection
â Bit-Field Extract, Set, Clear
â Normalization, Saturation, Bit-Counting
â Compact 16-Bit Instructions
⢠C674x Two-Level Cache Memory Architecture
â 32KB of L1P Program RAM/Cache
â 32KB of L1D Data RAM/Cache
â 256KB of L2 Unified Mapped RAM/Cache
â Flexible RAM/Cache Partition (L1 and L2)
⢠Enhanced Direct Memory Access Controller 3
(EDMA3):
â 2 Transfer Controllers
â 32 Independent DMA Channels
â 8 Quick DMA Channels
â Programmable Transfer Burst Size
⢠TMS320C674x Fixed- and Floating-Point VLIW
DSP Core
â Load-Store Architecture with Nonaligned
Support
â 64 General-Purpose Registers (32-Bit)
â Six ALU (32- and 40-Bit) Functional Units
⢠Supports 32-Bit Integer, SP (IEEE Single
Precision/32-Bit) and DP (IEEE Double
Precision/64-Bit) Floating Point
1
⢠Supports up to Four SP Additions Per Clock,
Four DP Additions Every 2 Clocks
⢠Supports up to Two Floating-Point (SP or
DP) Reciprocal Approximation (RCPxP) and
Square-Root Reciprocal Approximation
(RSQRxP) Operations Per Cycle
â Two Multiply Functional Units
⢠Mixed-Precision IEEE Floating Point Multiply
Supported up to:
â 2 SP x SP -> SP Per Clock
â 2 SP x SP -> DP Every Two Clocks
â 2 SP x DP -> DP Every Three Clocks
â 2 DP x DP -> DP Every Four Clocks
⢠Fixed-Point Multiply Supports Two 32 x 32-
Bit Multiplies, Four 16 x 16-Bit Multiplies, or
Eight 8 x 8-Bit Multiplies per Clock Cycle,
and Complex Multiples
â Instruction Packing Reduces Code Size
â All Instructions Conditional
â Hardware Support for Modulo Loop
Operation
â Protected Mode Operation
â Exceptions Support for Error Detection and
Program Redirection
⢠128KB of RAM Shared Memory
⢠3.3-V LVCMOS I/Os (Except for USB Interfaces)
⢠Two External Memory Interfaces:
â EMIFA
⢠NOR (8- or 16-Bit-Wide Data)
⢠NAND (8- or 16-Bit-Wide Data)
⢠16-Bit SDRAM with 128-MB Address Space
â EMIFB
⢠32-Bit or 16-Bit SDRAM with 256-MB
Address Space
⢠Three Configurable 16550-Type UART Modules:
â UART0 with Modem Control Signals
â Autoflow Control Signals (CTS, RTS) on UART0
Only
â 16-Byte FIFO
â 16x or 13x Oversampling Option
⢠LCD Controller
⢠Two Serial Peripheral Interfaces (SPIs) Each with
One Chip Select
⢠Multimedia Card (MMC)/Secure Digital (SD) Card
Interface with Secure Data I/O (SDIO)
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
|
▷ |