TMS320C6657_15 Datasheet, PDF (152/245 Pages) Texas Instruments – TMS320C6655 and TMS320C6657 Fixed and Floating-Point Digital Signal Processor

TMS320C6655, TMS320C6657
SPRS814B – MARCH 2012 – REVISED APRIL 2015
www.ti.com
Figure 8-23. DDR3 PLL Control Register 1 (DDR3PLLCTL1)
31
14
13
12
Reserved
PLLRST
RW-000000000000000000
RW-0
Legend: RW = Read/Write; -n = value after reset
7
Reserved
RW-000000
6
ENSAT
RW-0
5
4
Reserved
R-0
3
0
BWADJ[11:8]
RW-0000
Bit
31-14
13
Field
Reserved
PLLRST
12-7
6
5-4
3-0
Reserved
ENSAT
Reserved
BWADJ[11:8]
Table 8-28. DDR3 PLL Control Register 1 Field Descriptions
Description
Reserved
PLL reset bit.
• 0 = PLL reset is released.
• 1 = PLL reset is asserted.
Reserved
Needs to be set to 1 for proper operation of the PLL
Reserved
BWADJ[11:8] and BWADJ[7:0] are located in separate registers. The combination (BWADJ[11:0]) should be
programmed to a value related to PLLM[12:0] value based on the equation: BWADJ = ((PLLM+1)>>1) -1
8.6.2 DDR3 PLL Device-Specific Information
As shown in Figure 8-21, the output of DDR3 PLL (PLLOUT) is divided by 2 and directly fed to the DDR3
memory controller. The DDR3 PLL is affected by power-on reset. During power-on resets, the internal
clocks of the DDR3 PLL are affected as described in Section 8.4. The DDR3 PLL is unlocked only during
the power-up sequence and is locked by the time the RESETSTAT pin goes high. It does not lose lock
during any of the other resets.
8.6.3 DDR3 PLL Initialization Sequence
See the Phase Locked Loop (PLL) for KeyStone Devices User's Guide (SPRUGV2) for details on the
initialization sequence for DDR3 PLL.
152 Peripheral Information and Electrical Specifications
Copyright © 2012–2015, Texas Instruments Incorporated
Submit Documentation Feedback