OMAP3530 Datasheet, PDF (13/230 Pages) Texas Instruments – Applications Processor

www.ti.com
OMAP3530/25 Applications Processor
SPRS507 – FEBRUARY 2008
Table 2-1. Ball Characteristics (CBB Pkg.)⁽¹⁾ (continued)
BALL
BOTTOM
[1]
B13
D14
C18
A19
B19
B20
D20
A21
B21
C21
H9
H10
A4
B4
B3
C5
C4
D5
C3
C2
C1
D4
D3
D2
D1
E2
E1
H11
H12
A13
A14
H16
H17
H14
H13
BALL
PIN
TOP NAME [3]
[2]
B9 sdrc_d22
A9 sdrc_d23
B21 sdrc_d24
A21 sdrc_d25
D22 sdrc_d26
D23 sdrc_d27
E22 sdrc_d28
E23 sdrc_d29
G22 sdrc_d30
G23 sdrc_d31
AB21
AC21
N22
N23
P22
P23
R22
R23
T22
T23
U22
U23
V22
V23
W22
W23
Y22
M22
M23
A11
sdrc_ba0
sdrc_ba1
sdrc_a0
sdrc_a1
sdrc_a2
sdrc_a3
sdrc_a4
sdrc_a5
sdrc_a6
sdrc_a7
sdrc_a8
sdrc_a9
sdrc_a10
sdrc_a11
sdrc_a12
sdrc_a13
sdrc_a14
sdrc_ncs0
sdrc_ncs1
sdrc_clk
B11 sdrc_nclk
J22 sdrc_cke0
safe_mode
J23 sdrc_cke1
safe_mode
L23 sdrc_nras
L22 sdrc_ncas
MODE
[4]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
7
0
7
0
0
TYPE
[5]
IO
BALL
RESET
STATE
[6]
L
BALL
RESET
REL.
STATE
[7]
Z
RESET
REL.
MODE
[8]
0
POWER [9]
VDDS_ MEM
HYS
[10]
Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
IO
L
Z
0 VDDS_ MEM Yes
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
0
0
0 VDDS_ MEM No
O
1
1
0 VDDS_ MEM No
O
1
1
0 VDDS_ MEM No
IO
L
0
0 VDDS_ MEM Yes
O
1
1
0 VDDS_ MEM No
O
H
1
7 VDDS_ MEM Yes
O
H
1
7 VDDS_ MEM Yes
O
1
1
0 VDDS_ MEM No
O
1
1
0 VDDS_ MEM No
BUFFER
STRENGTH
(mA) [11]
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
PULL
U/D
TYPE
[12]
IO
CELL [13]
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
NA LVCMOS
PU/ LVCMOS
PD
NA LVCMOS
PU/ LVCMOS
PD
PU/ LVCMOS
PD
NA LVCMOS
NA LVCMOS
Submit Documentation Feedback
TERMINAL DESCRIPTION
13