English
Language : 

OMAP3530 Datasheet, PDF (12/230 Pages) Texas Instruments – Applications Processor
OMAP3530/25 Applications Processor
SPRS507 – FEBRUARY 2008
www.ti.com
Note: The pullup/pulldown drive strength is equal to 100 µA except for CBB balls P27, P26, R27, and
R25 and CUB balls N22, N21, N20, and P24, which the pulldown drive strength is equal to 1.8 kΩ.
13. IO CELL: IO cell information.
Note: Configuring two pins to the same input signal is not supported as it can yield unexpected results.
This can be easily prevented with the proper software configuration.
BALL BALL
BOTTOM TOP
[1]
[2]
D6
J2
C6
J1
B6
G2
C8
G1
C9
F2
A7
F1
B9
D2
A9
D1
C14
B13
B14
A13
C15
B14
B16
A14
D17
B16
C17
A16
B17
B19
D18
A19
D11
B3
B10
A3
C11
B5
D12
A5
C12
B8
A11
A8
PIN
NAME [3]
sdrc_d0
sdrc_d1
sdrc_d2
sdrc_d3
sdrc_d4
sdrc_d5
sdrc_d6
sdrc_d7
sdrc_d8
sdrc_d9
sdrc_d10
sdrc_d11
sdrc_d12
sdrc_d13
sdrc_d14
sdrc_d15
sdrc_d16
sdrc_d17
sdrc_d18
sdrc_d19
sdrc_d20
sdrc_d21
Table 2-1. Ball Characteristics (CBB Pkg.)(1)
MODE
[4]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
TYPE
[5]
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
BALL
RESET
STATE
[6]
BALL
RESET
REL.
STATE
[7]
RESET
REL.
MODE
[8]
POWER [9]
HYS
[10]
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
L
Z
0 VDDS_ MEM Yes
BUFFER
STRENGTH
(mA) [11]
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
PULL
U/D
TYPE
[12]
IO
CELL [13]
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
PU/ LVCMOS
PD
12
TERMINAL DESCRIPTION
Submit Documentation Feedback