AM1806 Datasheet, PDF (102/241 Pages) Texas Instruments – AM1806 ARM Microprocessor

AM1806
SPRS658 – FEBRUARY 2010
www.ti.com
6.11 DDR2/mDDR Controller
The DDR2/mDDR Memory Controller is a dedicated interface to DDR2/mDDR SDRAM. It supports
JESD79-2A standard compliant DDR2 SDRAM devices and compliant Mobile DDR SDRAM devices.
The DDR2/mDDR Memory Controller support the following features:
• JESD79-2A standard compliant DDR2 SDRAM
• Mobile DDR SDRAM
• 512 MByte memory space for DDR2
• 256 MByte memory space for mDDR
• CAS latencies:
– DDR2: 2, 3, 4 and 5
– mDDR: 2 and 3
• Internal banks:
– DDR2: 1, 2, 4 and 8
– mDDR:1, 2 and 4
• Burst length: 8
• Burst type: sequential
• 1 chip select (CS) signal
• Page sizes: 256, 512, 1024 and 2048
• SDRAM autoinitialization
• Self-refresh mode
• Partial array self-refresh (for mDDR)
• Power down mode
• Prioritized refresh
• Programmable refresh rate and backlog counter
• Programmable timing parameters
• Little endian
6.11.1 DDR2/mDDR Memory Controller Electrical Data/Timing
Table 6-23. Switching Characteristics Over Recommended Operating Conditions for DDR2/mDDR
Memory Controller
No.
PARAMETER
72 degree DLL
configuration
DDR2
Cycle time,
90 degree DLL
1
t_{c(DDR_CLK)}
DDR_CLKP
/
configuration
72 degree DLL
DDR_CLKN
configuration
mDDR
90 degree DLL
configuration
(1) DDR2 is not supported at this voltage operating point.
1.3V
MIN MAX
125 150
1.2V
MIN MAX
125 150
1.1V
MIN MAX
125 150
1.0V
UNIT
MIN MAX
— ⁽¹⁾ — ⁽¹⁾
125 150 125 150 125 150 —⁽¹⁾ —⁽¹⁾
MHz
90 150 90 133 75 133 65 133
105 133 105 133 100 133 95 133
102 Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Link(s): AM1806
Copyright © 2010, Texas Instruments Incorporated