RM0365 Datasheet, PDF (903/1076 Pages) STMicroelectronics – This reference manual targets application developers

Serial peripheral interface / inter-IC sound (SPI/I2S)
RM0365
30.3
I2S main features
• Full duplex communication
• Half-duplex communication (only transmitter or receiver)
• Master or slave operations
• 8-bit programmable linear prescaler to reach accurate audio sample frequencies (from
8 kHz to 192 kHz)
• Data format may be 16-bit, 24-bit or 32-bit
• Packet frame is fixed to 16-bit (16-bit data frame) or 32-bit (16-bit, 24-bit, 32-bit data
frame) by audio channel
• Programmable clock polarity (steady state)
• Underrun flag in slave transmission mode, overrun flag in reception mode (master and
slave) and Frame Error Flag in reception and transmitter mode (slave only)
• 16-bit register for transmission and reception with one data register for both channel
sides
• Supported I²S protocols:
– I²S Philips standard
– MSB-Justified standard (Left-Justified)
– LSB-Justified standard (Right-Justified)
– PCM standard (with short and long frame synchronization on 16-bit channel frame
or 16-bit data frame extended to 32-bit channel frame)
• Data direction is always MSB first
• DMA capability for transmission and reception (16-bit wide)
• Master clock can be output to drive an external audio component. Ratio is fixed at
256 × F_S (where F_S is the audio sampling frequency)
• I²S (I2S2 and I2S3) clock can be derived from an external clock mapped on the
I2S_CKIN pin.
30.4
SPI/I2S implementation
This manual describes the full set of features implemented in SPI1, SPI2 and SPI3.
Table 161. STM32F302x6/8 SPI implementation
SPI Features⁽¹⁾
SPI2
Hardware CRC calculation
X
Rx/Tx FIFO
X
NSS pulse mode
X
I2S mode
X
TI mode
X
1. X = supported.
SPI3
X
X
X
X
X
903/1077
DocID025202 Rev 4