STE2002 Datasheet, PDF (17/51 Pages) STMicroelectronics – 81 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER

Figure 28. Row Drivers vs. LCD Panel Interconnection in MUX33 Mode
ICON
33x128
MUX 33Mode
STE2002
R40
R41
R42
R43
R44
ROW DRIVERS
R45
R46
R47
R48
R49
R50
R51
R52
R53
R54
R55
R56
R57
R58
R59
R60
R61
R62
R63
R64
R65
R66
R67
R68
R69
R70
R71
R72
R73
R74
R75
COLUMN DRIVERS
ICON
R0
R1
R2
R3
R4
R5
R6
ROW DRIVERS
R7
R8
R9
R10
R11
R12
R13
STE2002 R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R32
LR0106
R33
R34
Instruction Set
Two different instructions formats are provided:
- With D/C set to LOW
commands are sent to the Control circuitry.
- With D/C set to HIGH
the Data RAM is addressed.
Two different instruction set are embedded: the STE2001-like instruction set and the extended instruction
set. To select the STE2001-like instruction set the EXT pad has to be connected to a logic LOW (connect
to VSS). To select the extended instruction the EXT pad has to be connected to a logic HIGH (connect to
VDD1).
The instructions have the syntax summarized in Table 1 (basic-set) and Table 2 (extended set)
Reset (RES)
At power-on, all internal registers are configured with the default value. The RAM content is not defined.
A Reset pulse on RES pad (active low) re-initialize the internal registers content (see Tables 3,4,5,&6).
Applying a reset pulse, every on-going communication with the host controller is interrupted. After the
power-on, the Software Reset instruction can be used to re-load the reset configuration into the internal
registers
The Default configurations is: .
- Horizontal addressing (V = 0)
- Bias system (BS[2: 0] = 0)
- Normal instruction set (H[1:0] = 0)
- Multiplexing Ratio (M[1:0]=0)
- Normal display (MX = MY = 0)
- Frame Rate (FR[1:0]=”75Hz”)
- Display blank (E = D = 0)
- Power Down (PD = 1)
- Address counter X[6: 0] = 0 and Y[4: 0] = 0
- Dual Partial Display Disabled (PE=0)
- Temperature coefficient (TC[1: 0] = 0)
- V_OP=0
A MEMORY BLANK instruction can be executed to clear the RAM content.
17/51