SI5351-B Datasheet, PDF (22/41 Pages) Silicon Laboratories – Supports static phase offset

Si5351A/B/C-B
5.7. HCSL Compatible Outputs
The Si5351 can be configured to support HCSL compatible swing when the VDDO of the output pair of interest is
set to 2.5 V (i.e., VDDOA must be 2.5 V when using CLK0/1; VDDOB must be 2.5 V for CLK2/3 and so on).
The circuit in the figure below must be applied to each of the two clocks used, and one of the clocks in the pair
must also be inverted to generate a differential pair. See register setting CLKx_INV.
OSC
PLLA
PLLB
Multi
Synth
0
Multi
Synth
1
Z_O = 50 
R₁
0
511 
Z_O = 50 
240  _R2
R₁
HCSL
CLKIN
0
511 
240  _R2
Multi
Synth
N
Note: The complementary -180 degree
out of phase output clock is generated
using the INV function
Figure 17. Si5351 Output is HCSL Compatible
22
Rev. 1.0