English
Language : 

SDA9257 Datasheet, PDF (11/36 Pages) Siemens Semiconductor Group – Clock Sync Generator
SDA 9257
All times quoted below refer to a nominal frequency of 27 MHz on CLK1
BLN Start Time (subaddress 05)
BLN Start Time in Relation to
Reference Time (refer also to timing
diagram 1)
Time
9.62 µs
Number in 13.5-MHz
Clock Periods
+ 130
– (– 128) + 2*
...
...
Control Bits
± (Two’s Complement) (LSB)
BON8 BON7 BON6 … BON2 BON1
1
0
0
…
0
0
...
0.22 µs + 3
0.15 µs + 2
...
– (– 1) + 2*
– ( 0) + 2*
...
1
1
1
…
1
1
0
0
0
…
0
0
...
– 9.25 µs – 125
– (+ 127) + 2*
0
1
1
…
1
1
BLN Stop Time (subaddress 06)
BLN Stop Time in Relation to
Reference Time
Time
+ 0.22 µs
Number in 13.5-MHz
Clock Periods
+3
0 + 3*
...
...
+ 9.63 µs
+ 9.0 µs
+ 130
+ 131
...
127 + 3*
128 + 3*
+ 19.11 µs + 258
255 + 3*
Control Bits
(One’s Complement)
BOF8 BOF7 BOF6 … BOF2 BOF1
0
0
0
…
0
0
...
0
1
1
…
1
1
1
0
0
…
0
0
...
1
1
1
…
1
1
* Due to internal delays
Semiconductor Group
192